|
From: | Scott Wood |
Subject: | Re: [Qemu-ppc] [Qemu-devel] [PATCH] PPC: Allow book3s ppc32 to run dcbzl |
Date: | Tue, 29 Jan 2013 12:02:42 -0600 |
On 01/29/2013 07:52:58 AM, Alexander Graf wrote:
The bit that makes a dcbz instruction a dcbzl instruction was declared as reserved in ppc32 ISAs. However, hardware simply ignores the bit, making code valid if it simply invokes dcbzl instead of dcbz even on 750 and G4.Thus, mark the bit as unreserved so that we properly emulate a simple dcbzin case we're running on non-G5s.
FWIW, dcbzl exists on e500mc, which is 32-bit. If we ever support L1CSR0[DCBZ32] on e500mc, we'll need proper dcbzl support rather than just a dcbz alias.
-Scott
[Prev in Thread] | Current Thread | [Next in Thread] |