[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-ppc] [PULL 4/6] target/ppc: Add stub implementation of the PSSCR
From: |
David Gibson |
Subject: |
[Qemu-ppc] [PULL 4/6] target/ppc: Add stub implementation of the PSSCR |
Date: |
Wed, 9 Aug 2017 17:03:55 +1000 |
The PSSCR register added in POWER9 controls certain power saving mode
behaviours. Mostly, it's not relevant to TCG, however because qemu
doesn't know about it yet, it doesn't synchronize the state with KVM,
and thus it doesn't get migrated.
To fix that, this adds a minimal stub implementation of the register.
This isn't complete, even to the extent that an implementation is
possible in TCG, just enough to get migration working. We need to
come back later and at least properly filter the various fields in the
register based on privilege level.
Signed-off-by: David Gibson <address@hidden>
Reviewed-by: Cédric Le Goater <address@hidden>
Reviewed-by: Greg Kurz <address@hidden>
Reviewed-by: Thomas Huth <address@hidden>
---
target/ppc/cpu.h | 1 +
target/ppc/translate_init.c | 5 +++++
2 files changed, 6 insertions(+)
diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h
index f6e5413fad..46d3dd88f6 100644
--- a/target/ppc/cpu.h
+++ b/target/ppc/cpu.h
@@ -1771,6 +1771,7 @@ void ppc_compat_add_property(Object *obj, const char
*name,
#define SPR_IC (0x350)
#define SPR_VTB (0x351)
#define SPR_MMCRC (0x353)
+#define SPR_PSSCR (0x357)
#define SPR_440_INV0 (0x370)
#define SPR_440_INV1 (0x371)
#define SPR_440_INV2 (0x372)
diff --git a/target/ppc/translate_init.c b/target/ppc/translate_init.c
index 94800cd29d..8fb407ed73 100644
--- a/target/ppc/translate_init.c
+++ b/target/ppc/translate_init.c
@@ -8846,6 +8846,11 @@ static void init_proc_POWER9(CPUPPCState *env)
spr_read_generic, spr_write_generic,
KVM_REG_PPC_TIDR, 0);
+ /* FIXME: Filter fields properly based on privilege level */
+ spr_register_kvm_hv(env, SPR_PSSCR, "PSSCR", NULL, NULL, NULL, NULL,
+ spr_read_generic, spr_write_generic,
+ KVM_REG_PPC_PSSCR, 0);
+
/* env variables */
#if !defined(CONFIG_USER_ONLY)
env->slb_nr = 32;
--
2.13.4
- [Qemu-ppc] [PULL 0/6] ppc patch queue 2017-08-09, David Gibson, 2017/08/09
- [Qemu-ppc] [PULL 3/6] target/ppc: Implement TIDR, David Gibson, 2017/08/09
- [Qemu-ppc] [PULL 1/6] booke206: fix MAS update on tlb miss, David Gibson, 2017/08/09
- [Qemu-ppc] [PULL 5/6] spapr_drc: abort if object_property_add_child() fails, David Gibson, 2017/08/09
- [Qemu-ppc] [PULL 6/6] spapr: Fix bug in h_signal_sys_reset(), David Gibson, 2017/08/09
- [Qemu-ppc] [PULL 4/6] target/ppc: Add stub implementation of the PSSCR,
David Gibson <=
- [Qemu-ppc] [PULL 2/6] ppc: fix double-free in cpu_post_load(), David Gibson, 2017/08/09
- Re: [Qemu-ppc] [PULL 0/6] ppc patch queue 2017-08-09, Peter Maydell, 2017/08/10
- Re: [Qemu-ppc] [Qemu-devel] [PULL 0/6] ppc patch queue 2017-08-09, David Gibson, 2017/08/11
- Re: [Qemu-ppc] [Qemu-devel] [PULL 0/6] ppc patch queue 2017-08-09, Peter Maydell, 2017/08/11
- Re: [Qemu-ppc] [Qemu-devel] [PULL 0/6] ppc patch queue 2017-08-09, Philippe Mathieu-Daudé, 2017/08/11
- Re: [Qemu-ppc] [Qemu-devel] [PULL 0/6] ppc patch queue 2017-08-09, David Gibson, 2017/08/14
- Re: [Qemu-ppc] [Qemu-devel] [PULL 0/6] ppc patch queue 2017-08-09, Michael S. Tsirkin, 2017/08/14
- Re: [Qemu-ppc] [Qemu-devel] [PULL 0/6] ppc patch queue 2017-08-09, David Gibson, 2017/08/15