[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r8763 - usrp2/trunk/fpga/top/u2_rev2
From: |
matt |
Subject: |
[Commit-gnuradio] r8763 - usrp2/trunk/fpga/top/u2_rev2 |
Date: |
Tue, 1 Jul 2008 00:20:01 -0600 (MDT) |
Author: matt
Date: 2008-07-01 00:20:01 -0600 (Tue, 01 Jul 2008)
New Revision: 8763
Modified:
usrp2/trunk/fpga/top/u2_rev2/u2_rev2.ucf
usrp2/trunk/fpga/top/u2_rev2/u2_rev2.v
Log:
seems to be passing timing
Modified: usrp2/trunk/fpga/top/u2_rev2/u2_rev2.ucf
===================================================================
--- usrp2/trunk/fpga/top/u2_rev2/u2_rev2.ucf 2008-07-01 04:18:21 UTC (rev
8762)
+++ usrp2/trunk/fpga/top/u2_rev2/u2_rev2.ucf 2008-07-01 06:20:01 UTC (rev
8763)
@@ -329,9 +329,9 @@
NET "GMII_RX_CLK" CLOCK_DEDICATED_ROUTE = FALSE;
NET "cpld_clk" CLOCK_DEDICATED_ROUTE = FALSE;
-NET "adc_a<*>" TNM_NET = ADC_DATA_GRP;
-NET "adc_b<*>" TNM_NET = ADC_DATA_GRP;
-TIMEGRP "ADC_DATA_GRP" OFFSET = IN 1 ns VALID 5 ns BEFORE "clk_fpga_p" RISING;
+#NET "adc_a<*>" TNM_NET = ADC_DATA_GRP;
+#NET "adc_b<*>" TNM_NET = ADC_DATA_GRP;
+#TIMEGRP "ADC_DATA_GRP" OFFSET = IN 1 ns VALID 5 ns BEFORE "clk_fpga_p" RISING;
#NET "adc_a<*>" OFFSET = IN 1 ns VALID 5 ns BEFORE "clk_fpga_p" RISING;
#NET "adc_b<*>" OFFSET = IN 1 ns VALID 5 ns BEFORE "clk_fpga_p" RISING;
Modified: usrp2/trunk/fpga/top/u2_rev2/u2_rev2.v
===================================================================
--- usrp2/trunk/fpga/top/u2_rev2/u2_rev2.v 2008-07-01 04:18:21 UTC (rev
8762)
+++ usrp2/trunk/fpga/top/u2_rev2/u2_rev2.v 2008-07-01 06:20:01 UTC (rev
8763)
@@ -181,7 +181,7 @@
reg [13:0] adc_a_reg1, adc_b_reg1, adc_a_reg2, adc_b_reg2;
reg adc_ovf_a_reg1, adc_ovf_a_reg2, adc_ovf_b_reg1,
adc_ovf_b_reg2;
- always @(posedge clk90)
+ always @(posedge dsp_clk)
begin
adc_a_reg1 <= adc_a;
adc_b_reg1 <= adc_b;
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r8763 - usrp2/trunk/fpga/top/u2_rev2,
matt <=