guix-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

03/06: gnu: opencv: Update configure flags.


From: guix-commits
Subject: 03/06: gnu: opencv: Update configure flags.
Date: Mon, 14 Jan 2019 08:08:05 -0500 (EST)

efraim pushed a commit to branch master
in repository guix.

commit fdeb2def6a65887113ce77af1be1fef4d156caa7
Author: Efraim Flashner <address@hidden>
Date:   Mon Jan 14 10:03:41 2019 +0200

    gnu: opencv: Update configure flags.
    
    * gnu/packages/image-processing.scm (opencv)[arguments]: Don't use
    precompiled headers. Enable all available CPU optimizations.
---
 gnu/packages/image-processing.scm | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/gnu/packages/image-processing.scm 
b/gnu/packages/image-processing.scm
index a27da6a..792259c 100644
--- a/gnu/packages/image-processing.scm
+++ b/gnu/packages/image-processing.scm
@@ -237,16 +237,17 @@ integrates with various databases on GUI toolkits such as 
Qt and Tk.")
        (list "-DWITH_IPP=OFF"
              "-DWITH_ITT=OFF"
              "-DWITH_CAROTENE=OFF" ; only visible on arm/aarch64
+             "-DENABLE_PRECOMPILED_HEADERS=OFF"
 
              ;; CPU-Features:
              ;; See cmake/OpenCVCompilerOptimizations.cmake
              ;; (CPU_ALL_OPTIMIZATIONS) for a list of all optimizations
              ;; BASELINE is the minimum optimization all CPUs must support
              ;;
-             ;; DISPATCH is the list of optional dispatches
+             ;; DISPATCH is the list of optional dispatches. We add them all.
              "-DCPU_BASELINE=SSE2, NEON"
 
-             "-DCPU_DISPATCH=SSE3,SSSE3,SSE4_1,SSE4_2,AVX,AVX2"
+             
"-DCPU_DISPATCH=NEON;VFPV3;FP16;SSE;SSE2;SSE3;SSSE3;SSE4_1;SSE4_2;POPCNT;AVX;FP16;AVX2;FMA3;AVX_512F;AVX512_SKX"
              ,@(if (string-prefix? "x86_64" (or (%current-target-system)
                                                 (%current-system)))
                    
'("-DCPU_DISPATCH_REQUIRE=SSE3,SSSE3,SSE4_1,SSE4_2,AVX,AVX2")



reply via email to

[Prev in Thread] Current Thread [Next in Thread]