guix-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

223/227: gnu: openblas: Add support for older x86 processors.


From: guix-commits
Subject: 223/227: gnu: openblas: Add support for older x86 processors.
Date: Thu, 11 Nov 2021 12:30:55 -0500 (EST)

apteryx pushed a commit to branch core-updates-frozen
in repository guix.

commit 9e497f44ba8104b6b4743e72cb041c8e15586a83
Author: Maxim Cournoyer <maxim.cournoyer@gmail.com>
AuthorDate: Sat Nov 6 01:06:06 2021 -0400

    gnu: openblas: Add support for older x86 processors.
    
    Fixes <https://issues.guix.gnu.org/51452>.
    
    * gnu/packages/maths.scm (openblas)[make-flags]: Make the x86_64, i686,
    powerpc64le and aarch64 architectures share the same flags; this causes the
    DYNAMIC_OLDER=1 to be added for all of them and TARGET=GENERIC to be added 
for
    the x86_64 and i686 architectures.
---
 gnu/packages/maths.scm | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/gnu/packages/maths.scm b/gnu/packages/maths.scm
index 2f0ef52..45c2810 100644
--- a/gnu/packages/maths.scm
+++ b/gnu/packages/maths.scm
@@ -4444,13 +4444,13 @@ parts of it.")
              ,@(let ((system (or (%current-target-system) (%current-system))))
                  (cond
                   ((or (string-prefix? "x86_64" system)
-                       (string-prefix? "i686" system))
-                   '("DYNAMIC_ARCH=1"))
-                  ;; On some of these architectures the CPU can't be detected.
-                  ((or (string-prefix? "powerpc64le" system)
+                       (string-prefix? "i686" system)
+                       (string-prefix? "powerpc64le" system)
                        (string-prefix? "aarch64" system))
-                   '("DYNAMIC_ARCH=1"
-                     "TARGET=GENERIC"))
+                   ;; Dynamic older enables a few extra CPU architectures that
+                   ;; were released before 2010.
+                   '("DYNAMIC_ARCH=1" "DYNAMIC_OLDER=1" "TARGET=GENERIC"))
+                  ;; On some of these architectures the CPU can't be detected.
                   ;; On MIPS we force the "SICORTEX" TARGET, as for the other
                   ;; two available MIPS targets special extended instructions
                   ;; for Loongson cores are used.



reply via email to

[Prev in Thread] Current Thread [Next in Thread]