[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 07/25] target/arm: SCR_EL3.NS may be RES1
|
From: |
Peter Maydell |
|
Subject: |
Re: [PATCH v3 07/25] target/arm: SCR_EL3.NS may be RES1 |
|
Date: |
Fri, 24 Feb 2023 14:24:40 +0000 |
On Wed, 22 Feb 2023 at 02:35, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> With RME, SEL2 must also be present to support secure state.
> The NS bit is RES1 if SEL2 is not present.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
> target/arm/helper.c | 3 +++
> 1 file changed, 3 insertions(+)
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
thanks
-- PMM
- [PATCH v3 06/25] target/arm: Update SCR and HCR for RME, (continued)
- [PATCH v3 06/25] target/arm: Update SCR and HCR for RME, Richard Henderson, 2023/02/21
- [PATCH v3 04/25] target/arm: Rewrite check_s2_mmu_setup, Richard Henderson, 2023/02/21
- [PATCH v3 03/25] target/arm: Diagnose incorrect usage of arm_is_secure subroutines, Richard Henderson, 2023/02/21
- [PATCH v3 05/25] target/arm: Add isar_feature_aa64_rme, Richard Henderson, 2023/02/21
- [PATCH v3 09/25] target/arm: Introduce ARMSecuritySpace, Richard Henderson, 2023/02/21
- [PATCH v3 07/25] target/arm: SCR_EL3.NS may be RES1, Richard Henderson, 2023/02/21
- Re: [PATCH v3 07/25] target/arm: SCR_EL3.NS may be RES1,
Peter Maydell <=
- [PATCH v3 11/25] target/arm: Adjust the order of Phys and Stage2 ARMMMUIdx, Richard Henderson, 2023/02/21
- [PATCH v3 12/25] target/arm: Introduce ARMMMUIdx_Phys_{Realm,Root}, Richard Henderson, 2023/02/21
- [PATCH v3 19/25] target/arm: Move s1_is_el0 into S1Translate, Richard Henderson, 2023/02/21
- [PATCH v3 20/25] target/arm: Use get_phys_addr_with_struct for stage2, Richard Henderson, 2023/02/21
- [PATCH v3 16/25] target/arm: Handle Block and Page bits for security space, Richard Henderson, 2023/02/21