[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] 6e2897: Merge tag 'mips-20241031' of https://
From: |
Peter Maydell |
Subject: |
[Qemu-commits] [qemu/qemu] 6e2897: Merge tag 'mips-20241031' of https://github.com/ph... |
Date: |
Fri, 01 Nov 2024 07:04:32 -0700 |
Branch: refs/heads/staging
Home: https://github.com/qemu/qemu
Commit: 6e2897caeeda8776b91e10958c6c0dda732b0d81
https://github.com/qemu/qemu/commit/6e2897caeeda8776b91e10958c6c0dda732b0d81
Author: Peter Maydell <peter.maydell@linaro.org>
Date: 2024-11-01 (Fri, 01 Nov 2024)
Changed paths:
M target/mips/cpu-defs.c.inc
M target/mips/cpu.h
M target/mips/mips-defs.h
M target/mips/sysemu/machine.c
A target/mips/tcg/godson2.decode
A target/mips/tcg/loong-ext.decode
A target/mips/tcg/loong_translate.c
M target/mips/tcg/meson.build
M target/mips/tcg/micromips_translate.c.inc
M target/mips/tcg/translate.c
M target/mips/tcg/translate.h
Log Message:
-----------
Merge tag 'mips-20241031' of https://github.com/philmd/qemu into staging
MIPS patches queue
- Migrate missing CP0 TLB MemoryMapID register (Yongbok)
- Enable MSA ASE for mips32r6-generic (Aleksandar)
- Convert Loongson LEXT opcodes to decodetree (Philippe)
- Introduce ase_3d_available and disas_mt_available helpers (Philippe)
# -----BEGIN PGP SIGNATURE-----
#
# iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmcjB5IACgkQ4+MsLN6t
# wN5AbxAAunA989L8iZLlHv+UXN1JPouTPy71ypfRQ0ytS6VwVQx+f0L3ktJqCaU9
# m7oKI2qyALQUs1Y2St0nCKcDBvqrKQRQf0WnZRpkVUM7H1ULNkNILjzIH7ClNuAJ
# fx3NrlEsXre0ZTTMjNYdi7PN8ID1Aiy9aCaSJtaQ9jUQ6zoOQv0zdVM2EF40qYTh
# v4Lwh8b6nytTt62tH13xsqVyaHGroe9DLGI5urrdeLAaz3CJ9qfZfkGedqUQW7l3
# wUUiAO5fe5a7t2sN80EUUytpJ5wIF6p89UNsoG+gIaTv8TeRGNKnR8kDTWjS8sjB
# cL4+6rzOaaGwAeAA8o9k1J+I8SDJi3gzBa6P/VCPQAr6lJz2dZL05MN1xcO/6XI/
# /Nq4pkcmGNhWJ2s8afb/QjDjYvW3JYSO1tpfgfBWMeXOzSLOQvfsjyk3Kddgbk4b
# dttpqrya5Q3Y5xzODZEgM5jvRFUi1NbmAmTKDiq362DIvwSdEsjA77GSJMTy9O/N
# xLtUdjCnngWYZXY0GNHOJqed55BWvQ1gxWH1taiNS9AocPPABSdvoJnpmh4KCjQV
# sHHFpQVsC5z+9n0szwmJQbpW3cVr9O528QXtWFknf7ZxydU3Cp7llC2SU5cL57dH
# xDHbfjaBpkYFhN/NpqautsxwuBv7mjGo8l14U8cdtlL7F+s+b9E=
# =6gpZ
# -----END PGP SIGNATURE-----
# gpg: Signature made Thu 31 Oct 2024 04:29:06 GMT
# gpg: using RSA key FAABE75E12917221DCFD6BB2E3E32C2CDEADC0DE
# gpg: Good signature from "Philippe Mathieu-Daudé (F4BUG) <f4bug@amsat.org>"
[full]
# Primary key fingerprint: FAAB E75E 1291 7221 DCFD 6BB2 E3E3 2C2C DEAD C0DE
* tag 'mips-20241031' of https://github.com/philmd/qemu:
target/mips: Remove unused CPUMIPSState::current_fpu field
target/mips: Introduce disas_mt_available()
target/mips: Introduce ase_3d_available() helper
target/mips: Remove unreachable 32-bit code on 64-bit Loongson Ext
target/mips: Convert Loongson [D]MULT[U].G opcodes to decodetree
target/mips: Convert Loongson [D]MOD[U].G opcodes to decodetree
target/mips: Convert Loongson [D]DIVU.G opcodes to decodetree
target/mips: Convert Loongson DIV.G opcodes to decodetree
target/mips: Convert Loongson DDIV.G opcodes to decodetree
target/mips: Re-introduce OPC_ADDUH_QB_DSP and OPC_MUL_PH_DSP
target/mips: Simplify Loongson MULTU.G opcode
target/mips: Extract decode_64bit_enabled() helper
target/mips: Enable MSA ASE for mips32r6-generic
target/mips: Migrate TLB MemoryMapID register
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
To unsubscribe from these emails, change your notification settings at
https://github.com/qemu/qemu/settings/notifications
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] 6e2897: Merge tag 'mips-20241031' of https://github.com/ph...,
Peter Maydell <=