[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 5/8] target-sh4: optimize negc using add2 and sub2
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [PULL 5/8] target-sh4: optimize negc using add2 and sub2 |
Date: |
Mon, 1 Jun 2015 23:29:45 +0200 |
Signed-off-by: Aurelien Jarno <address@hidden>
---
target-sh4/translate.c | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/target-sh4/translate.c b/target-sh4/translate.c
index d5b448e..250632a 100644
--- a/target-sh4/translate.c
+++ b/target-sh4/translate.c
@@ -795,12 +795,12 @@ static void _decode_opc(DisasContext * ctx)
return;
case 0x600a: /* negc Rm,Rn */
{
- TCGv t0 = tcg_temp_new();
- tcg_gen_neg_i32(t0, REG(B7_4));
- tcg_gen_sub_i32(REG(B11_8), t0, cpu_sr_t);
- tcg_gen_setcondi_i32(TCG_COND_GTU, cpu_sr_t, t0, 0);
- tcg_gen_setcond_i32(TCG_COND_GTU, t0, REG(B11_8), t0);
- tcg_gen_or_i32(cpu_sr_t, cpu_sr_t, t0);
+ TCGv t0 = tcg_const_i32(0);
+ tcg_gen_add2_i32(REG(B11_8), cpu_sr_t,
+ REG(B7_4), t0, cpu_sr_t, t0);
+ tcg_gen_sub2_i32(REG(B11_8), cpu_sr_t,
+ t0, t0, REG(B11_8), cpu_sr_t);
+ tcg_gen_andi_i32(cpu_sr_t, cpu_sr_t, 1);
tcg_temp_free(t0);
}
return;
--
2.1.4
- [Qemu-devel] [PULL 0/8] SH4 patches for upstream, Aurelien Jarno, 2015/06/01
- [Qemu-devel] [PULL 3/8] target-sh4: optimize addc using add2, Aurelien Jarno, 2015/06/01
- [Qemu-devel] [PULL 4/8] target-sh4: optimize subc using sub2, Aurelien Jarno, 2015/06/01
- [Qemu-devel] [PULL 7/8] target-sh4: factorize fmov implementation, Aurelien Jarno, 2015/06/01
- [Qemu-devel] [PULL 8/8] target-sh4: remove dead code, Aurelien Jarno, 2015/06/01
- [Qemu-devel] [PULL 5/8] target-sh4: optimize negc using add2 and sub2,
Aurelien Jarno <=
- [Qemu-devel] [PULL 6/8] target-sh4: split out Q and M from of SR and optimize div1, Aurelien Jarno, 2015/06/01
- [Qemu-devel] [PULL 1/8] target-sh4: use bit number for SR constants, Aurelien Jarno, 2015/06/01
[Qemu-devel] [PULL 2/8] target-sh4: Split out T from SR, Aurelien Jarno, 2015/06/01
Re: [Qemu-devel] [PULL 0/8] SH4 patches for upstream, Peter Maydell, 2015/06/02