[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 00/36] target-arm queue
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 00/36] target-arm queue |
Date: |
Thu, 18 Feb 2016 14:34:32 +0000 |
ARM pullreq with a whole pile of stuff; QOMification of SD cards
is perhaps the biggest individual thing here.
thanks
-- PMM
The following changes since commit 339b665c883b209982fa161dc090ffaf242ab12b:
Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.6-20160218' into
staging (2016-02-18 10:29:47 +0000)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git
tags/pull-target-arm-20160218
for you to fetch changes up to ee24ff5593b6f88c693af1b11e5af095ed7c4696:
hw/timer: QOM'ify pxa2xx_timer (2016-02-18 14:26:33 +0000)
----------------------------------------------------------------
target-arm queue:
* implement or fix various EL3 trap behaviour for system registers
* clean up the trap/undef handling of the SRS instruction
* add some missing AArch64 performance monitor system registers
* implement reset for the PL061 GPIO device
* QOMify sd.c and the pxa2xx_mmci device
* SD card emulation fixes for booting Tianocore UEFI on RPi2
* QOMify various ARM timer devices
----------------------------------------------------------------
Alistair Francis (3):
target-arm: Add the pmceid0 and pmceid1 registers
target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registers
target-arm: Add PMUSERENR_EL0 register
Andrew Baumann (3):
hw/sd: implement CMD23 (SET_BLOCK_COUNT) for MMC compatibility
hw/sd: model a power-up delay, as a workaround for an EDK2 bug
hw/sd: use guest error logging rather than fprintf to stderr
Peter Maydell (21):
target-arm: correct CNTFRQ access rights
target-arm: Fix handling of SCR.SMD
target-arm: Implement MDCR_EL3.TDOSA and MDCR_EL2.TDOSA traps
target-arm: Implement MDCR_EL2.TDRA traps
target-arm: Implement MDCR_EL3.TDA and MDCR_EL2.TDA traps
target-arm: Report correct syndrome for FPEXC32_EL2 traps
target-arm: Clean up trap/undef handling of SRS
target-arm: Move get/set_r13_banked() to op_helper.c
target-arm: Move bank_number() into internals.h
target-arm: Combine user-only and softmmu get/set_r13_banked()
target-arm: UNDEF in the UNPREDICTABLE SRS-from-System case
hw/sd/sdhci.c: Remove x-drive property
hw/sd/sd.c: QOMify
hw/sd/sd.c: Convert sd_reset() function into Device reset method
hw/sd: Add QOM bus which SD cards plug in to
hw/sd/sdhci.c: Update to use SDBus APIs
sdhci_sysbus: Create SD card device in users, not the device itself
hw/sd/pxa2xx_mmci: convert to SysBusDevice object
hw/sd/pxa2xx_mmci: Update to use new SDBus APIs
hw/sd/pxa2xx_mmci: Convert to VMStateDescription
hw/sd/pxa2xx_mmci: Add reset function
Wei Huang (2):
ARM: PL061: Clear PL061 device state after reset
ARM: PL061: Cleaning field of PL061 device state
xiaoqiang.zhao (7):
hw/timer: QOM'ify arm_timer (pass 1)
hw/timer: QOM'ify arm_timer (pass 2)
hw/timer: QOM'ify exynos4210_mct
hw/timer: QOM'ify exynos4210_pwm
hw/timer: QOM'ify exynos4210_rtc
hw/timer: QOM'ify pl031
hw/timer: QOM'ify pxa2xx_timer
hw/arm/xilinx_zynq.c | 17 ++-
hw/arm/xlnx-ep108.c | 21 ++++
hw/arm/xlnx-zynqmp.c | 8 ++
hw/gpio/pl061.c | 37 ++++--
hw/sd/Makefile.objs | 2 +-
hw/sd/core.c | 146 ++++++++++++++++++++++
hw/sd/pxa2xx_mmci.c | 306 ++++++++++++++++++++++++++++++----------------
hw/sd/sd.c | 289 ++++++++++++++++++++++++++++++++++++-------
hw/sd/sdhci.c | 82 +++++++------
hw/timer/arm_timer.c | 42 +++----
hw/timer/exynos4210_mct.c | 12 +-
hw/timer/exynos4210_pwm.c | 12 +-
hw/timer/exynos4210_rtc.c | 12 +-
hw/timer/pl031.c | 11 +-
hw/timer/pxa2xx_timer.c | 36 +++---
include/hw/sd/sd.h | 65 ++++++++++
include/hw/sd/sdhci.h | 3 +-
target-arm/cpu-qom.h | 2 +
target-arm/cpu.c | 2 +
target-arm/cpu.h | 29 +++++
target-arm/cpu64.c | 2 +
target-arm/helper.c | 214 ++++++++++++++++++++------------
target-arm/internals.h | 26 +++-
target-arm/op_helper.c | 51 +++++++-
target-arm/translate.c | 67 +++++++++-
25 files changed, 1145 insertions(+), 349 deletions(-)
create mode 100644 hw/sd/core.c
- [Qemu-devel] [PULL 00/36] target-arm queue,
Peter Maydell <=
- [Qemu-devel] [PULL 04/36] target-arm: Implement MDCR_EL2.TDRA traps, Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 12/36] target-arm: Add the pmceid0 and pmceid1 registers, Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 36/36] hw/timer: QOM'ify pxa2xx_timer, Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 13/36] target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registers, Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 11/36] target-arm: UNDEF in the UNPREDICTABLE SRS-from-System case, Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 10/36] target-arm: Combine user-only and softmmu get/set_r13_banked(), Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 35/36] hw/timer: QOM'ify pl031, Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 33/36] hw/timer: QOM'ify exynos4210_pwm, Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 31/36] hw/timer: QOM'ify arm_timer (pass 2), Peter Maydell, 2016/02/18
- [Qemu-devel] [PULL 32/36] hw/timer: QOM'ify exynos4210_mct, Peter Maydell, 2016/02/18