[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v3 6/7] target-tricore: Add cmp.f instruction
From: |
Bastian Koppelmann |
Subject: |
[Qemu-devel] [PATCH v3 6/7] target-tricore: Add cmp.f instruction |
Date: |
Wed, 9 Mar 2016 11:42:15 +0100 |
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Bastian Koppelmann <address@hidden>
---
target-tricore/fpu_helper.c | 23 +++++++++++++++++++++++
target-tricore/helper.h | 1 +
target-tricore/translate.c | 3 +++
3 files changed, 27 insertions(+)
diff --git a/target-tricore/fpu_helper.c b/target-tricore/fpu_helper.c
index 566529c..93d0e3c 100644
--- a/target-tricore/fpu_helper.c
+++ b/target-tricore/fpu_helper.c
@@ -156,3 +156,26 @@ uint32_t helper_fdiv(CPUTriCoreState *env, uint32_t r1,
uint32_t r2)
return (uint32_t)f_result;
}
+
+uint32_t helper_fcmp(CPUTriCoreState *env, uint32_t r1, uint32_t r2)
+{
+ uint32_t result, flags;
+ float32 arg1 = make_float32(r1);
+ float32 arg2 = make_float32(r2);
+
+ set_flush_inputs_to_zero(0, &env->fp_status);
+
+ result = 1 << (float32_compare_quiet(arg1, arg2, &env->fp_status) + 1);
+ result |= f_is_denormal(arg1) << 4;
+ result |= f_is_denormal(arg2) << 5;
+
+ flags = get_float_exception_flags(&env->fp_status);
+ if (flags) {
+ f_update_psw_flags(env, flags);
+ } else {
+ env->FPU_FS = 0;
+ }
+
+ set_flush_inputs_to_zero(1, &env->fp_status);
+ return result;
+}
diff --git a/target-tricore/helper.h b/target-tricore/helper.h
index f5eff36..489530f 100644
--- a/target-tricore/helper.h
+++ b/target-tricore/helper.h
@@ -109,6 +109,7 @@ DEF_HELPER_3(fadd, i32, env, i32, i32)
DEF_HELPER_3(fsub, i32, env, i32, i32)
DEF_HELPER_3(fmul, i32, env, i32, i32)
DEF_HELPER_3(fdiv, i32, env, i32, i32)
+DEF_HELPER_3(fcmp, i32, env, i32, i32)
/* dvinit */
DEF_HELPER_3(dvinit_b_13, i64, env, i32, i32)
DEF_HELPER_3(dvinit_b_131, i64, env, i32, i32)
diff --git a/target-tricore/translate.c b/target-tricore/translate.c
index 6adeebb..d1ddaad 100644
--- a/target-tricore/translate.c
+++ b/target-tricore/translate.c
@@ -6678,6 +6678,9 @@ static void decode_rr_divide(CPUTriCoreState *env,
DisasContext *ctx)
case OPC2_32_RR_DIV_F:
gen_helper_fdiv(cpu_gpr_d[r3], cpu_env, cpu_gpr_d[r1], cpu_gpr_d[r2]);
break;
+ case OPC2_32_RR_CMP_F:
+ gen_helper_fcmp(cpu_gpr_d[r3], cpu_env, cpu_gpr_d[r1], cpu_gpr_d[r2]);
+ break;
default:
generate_trap(ctx, TRAPC_INSN_ERR, TIN2_IOPC);
}
--
2.7.2
- [Qemu-devel] [PATCH v3 0/7] TriCore FPU patches, Bastian Koppelmann, 2016/03/09
- [Qemu-devel] [PATCH v3 3/7] target-tricore: add add.f/sub.f instructions, Bastian Koppelmann, 2016/03/09
- [Qemu-devel] [PATCH v3 7/7] target-tricore: Add ftoi and itof instructions, Bastian Koppelmann, 2016/03/09
- [Qemu-devel] [PATCH v3 6/7] target-tricore: Add cmp.f instruction,
Bastian Koppelmann <=
- [Qemu-devel] [PATCH v3 4/7] target-tricore: Add mul.f instruction, Bastian Koppelmann, 2016/03/09
- [Qemu-devel] [PATCH v3 2/7] target-tricore: Move general CHECK_REG_PAIR of decode_rrr_divide, Bastian Koppelmann, 2016/03/09
- [Qemu-devel] [PATCH v3 5/7] target-tricore: Add div.f instruction, Bastian Koppelmann, 2016/03/09
- [Qemu-devel] [PATCH v3 1/7] target-tricore: Add FPU infrastructure, Bastian Koppelmann, 2016/03/09