[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 10/17] ppc: Add dummy SPR_IC for POWER8
From: |
Cédric Le Goater |
Subject: |
[Qemu-devel] [PATCH 10/17] ppc: Add dummy SPR_IC for POWER8 |
Date: |
Mon, 14 Mar 2016 17:56:33 +0100 |
From: Benjamin Herrenschmidt <address@hidden>
It's supposed to be an instruction counter. For now make us not
crash when accessing it.
Signed-off-by: Benjamin Herrenschmidt <address@hidden>
---
target-ppc/cpu.h | 1 +
target-ppc/translate_init.c | 12 ++++++++++++
2 files changed, 13 insertions(+)
diff --git a/target-ppc/cpu.h b/target-ppc/cpu.h
index 779cb57bd700..6952d789e518 100644
--- a/target-ppc/cpu.h
+++ b/target-ppc/cpu.h
@@ -1691,6 +1691,7 @@ static inline int cpu_mmu_index (CPUPPCState *env, bool
ifetch)
#define SPR_MPC_MD_DBRAM1 (0x32A)
#define SPR_RCPU_L2U_RA3 (0x32B)
#define SPR_TAR (0x32F)
+#define SPR_IC (0x350)
#define SPR_VTB (0x351)
#define SPR_MMCRC (0x353)
#define SPR_440_INV0 (0x370)
diff --git a/target-ppc/translate_init.c b/target-ppc/translate_init.c
index 10f67136b609..68abd847a251 100644
--- a/target-ppc/translate_init.c
+++ b/target-ppc/translate_init.c
@@ -8061,6 +8061,17 @@ static void gen_spr_power8_dbell(CPUPPCState *env)
#endif
}
+static void gen_spr_power8_ic(CPUPPCState *env)
+{
+#if !defined(CONFIG_USER_ONLY)
+ spr_register_hv(env, SPR_IC, "IC",
+ SPR_NOACCESS, SPR_NOACCESS,
+ &spr_read_generic, SPR_NOACCESS,
+ &spr_read_generic, &spr_write_generic,
+ 0);
+#endif
+}
+
static void init_proc_book3s_64(CPUPPCState *env, int version)
{
gen_spr_ne_601(env);
@@ -8115,6 +8126,7 @@ static void init_proc_book3s_64(CPUPPCState *env, int
version)
gen_spr_vtb(env);
gen_spr_power8_rpr(env);
gen_spr_power8_dbell(env);
+ gen_spr_power8_ic(env);
}
if (version < BOOK3S_CPU_POWER8) {
gen_spr_book3s_dbg(env);
--
2.1.4
- Re: [Qemu-devel] [PATCH 14/17] ppc: Add dummy write to VTB, (continued)
- [Qemu-devel] [PATCH 17/17] ppc: A couple more dummy POWER8 Book4 regs, Cédric Le Goater, 2016/03/14
- [Qemu-devel] [PATCH 13/17] ppc: Add POWER8 IAMR register, Cédric Le Goater, 2016/03/14
- [Qemu-devel] [PATCH 10/17] ppc: Add dummy SPR_IC for POWER8,
Cédric Le Goater <=
- [Qemu-devel] [PATCH 11/17] ppc: Initialize AMOR in PAPR mode, Cédric Le Goater, 2016/03/14
- [Qemu-devel] [PATCH 12/17] ppc: Fix writing to AMR/UAMOR, Cédric Le Goater, 2016/03/14
- [Qemu-devel] [PATCH 04/17] ppc: Add number of threads per core to the processor definition, Cédric Le Goater, 2016/03/14