[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v5 0/6] Add i.MX6 (Single/Dual/Quad) support
From: |
Peter Maydell |
Subject: |
Re: [Qemu-devel] [PATCH v5 0/6] Add i.MX6 (Single/Dual/Quad) support |
Date: |
Tue, 29 Mar 2016 20:47:39 +0100 |
On 26 March 2016 at 11:06, Jean-Christophe Dubois <address@hidden> wrote:
> This patch series adds support for the Freescale i.MX6 processor.
>
> For now we only support the following devices:
> * up to 4 Cortex A9 cores
> * A9 MPCORE (SCU, GIC, TWD)
> * 5 i.MX UARTs
> * 2 EPIT timers
> * 1 GPT timer
> * 7 GPIO controllers
> * 6 SDHC controllers
> * 5 SPI controllers
> * 1 CCM device
> * 1 SRC device
> * 3 I2C devices
> * various ROM/RAM areas.
>
> This also adds the sabrelite board as a an actual platform for i.MX6.
Unfortunately this has missed 2.6; I've still got it on my queue
to review the other patches in it, but will come back to it once
I've got the immediate work for the freeze done.
thanks
-- PMM
- [Qemu-devel] [PATCH v5 0/6] Add i.MX6 (Single/Dual/Quad) support, Jean-Christophe Dubois, 2016/03/26
- [Qemu-devel] [PATCH v5 1/6] ARM: Factor out ARM on/off PSCI control functions, Jean-Christophe Dubois, 2016/03/26
- [Qemu-devel] [PATCH v5 2/6] i.MX: Add i.MX6 System Reset Controller device., Jean-Christophe Dubois, 2016/03/26
- [Qemu-devel] [PATCH v5 3/6] FIFO: Add a FIFO32 implementation, Jean-Christophe Dubois, 2016/03/26
- [Qemu-devel] [PATCH v5 4/6] i.MX: Add the Freescale SPI Controller, Jean-Christophe Dubois, 2016/03/26
- [Qemu-devel] [PATCH v5 6/6] i.MX: Add sabrelite i.MX6 emulation., Jean-Christophe Dubois, 2016/03/26
- [Qemu-devel] [PATCH v5 5/6] i.MX: Add i.MX6 SOC implementation., Jean-Christophe Dubois, 2016/03/26
- Re: [Qemu-devel] [PATCH v5 0/6] Add i.MX6 (Single/Dual/Quad) support,
Peter Maydell <=