[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PULL v2 00/67] target-arm queue
From: |
Peter Maydell |
Subject: |
Re: [PULL v2 00/67] target-arm queue |
Date: |
Tue, 15 Oct 2019 19:36:18 +0100 |
On Tue, 15 Oct 2019 at 18:15, Peter Maydell <address@hidden> wrote:
>
> v1->v2 changes: dropped the patch adding the new ast2600
> board, as it doesn't pass "make check" on 32-bit hosts or
> low-memory hosts.
>
> thanks
> -- PMM
>
> The following changes since commit 3af78db68176a049e2570822f64604e0692c1447:
>
> Merge remote-tracking branch 'remotes/kevin/tags/for-upstream' into staging
> (2019-10-15 13:25:05 +0100)
>
> are available in the Git repository at:
>
> https://git.linaro.org/people/pmaydell/qemu-arm.git
> tags/pull-target-arm-20191015
>
> for you to fetch changes up to 19845504da1bdee4be7d0fba33da5be9efa4c11b:
>
> hw/misc/bcm2835_mbox: Add trace events (2019-10-15 18:09:05 +0100)
>
> ----------------------------------------------------------------
> target-arm queue:
> * Add Aspeed AST2600 SoC support (but no new board model yet)
> * aspeed/wdt: Check correct register for clock source
> * bcm2835: code cleanups, better logging, trace events
> * implement v2.0 of the Arm semihosting specification
> * provide new 'transaction-based' ptimer API and use it
> for the Arm devices that use ptimers
> * ARM: KVM: support more than 256 CPUs
>
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/4.2
for any user-visible changes.
-- PMM