[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 07/63] target/riscv: add an internals.h header
From: |
Alistair Francis |
Subject: |
[PULL 07/63] target/riscv: add an internals.h header |
Date: |
Fri, 26 Jun 2020 14:43:14 -0700 |
From: LIU Zhiwei <zhiwei_liu@c-sky.com>
The internals.h keeps things that are not relevant to the actual architecture,
only to the implementation, separate.
Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200623215920.2594-6-zhiwei_liu@c-sky.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
target/riscv/internals.h | 24 ++++++++++++++++++++++++
1 file changed, 24 insertions(+)
create mode 100644 target/riscv/internals.h
diff --git a/target/riscv/internals.h b/target/riscv/internals.h
new file mode 100644
index 0000000000..22a49af413
--- /dev/null
+++ b/target/riscv/internals.h
@@ -0,0 +1,24 @@
+/*
+ * QEMU RISC-V CPU -- internal functions and types
+ *
+ * Copyright (c) 2020 T-Head Semiconductor Co., Ltd. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2 or later, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along with
+ * this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef RISCV_CPU_INTERNALS_H
+#define RISCV_CPU_INTERNALS_H
+
+#include "hw/registerfields.h"
+
+#endif
--
2.27.0
- Re: [PULL 02/63] riscv: plic: Add a couple of mising sifive_plic_update calls, (continued)
- [PULL 04/63] target/riscv: implementation-defined constant parameters, Alistair Francis, 2020/06/26
- [PULL 15/63] target/riscv: vector bitwise logical instructions, Alistair Francis, 2020/06/26
- [PULL 05/63] target/riscv: support vector extension csr, Alistair Francis, 2020/06/26
- [PULL 16/63] target/riscv: vector single-width bit shift instructions, Alistair Francis, 2020/06/26
- [PULL 14/63] target/riscv: vector integer add-with-carry / subtract-with-borrow instructions, Alistair Francis, 2020/06/26
- [PULL 03/63] target/riscv: add vector extension field in CPURISCVState, Alistair Francis, 2020/06/26
- [PULL 19/63] target/riscv: vector integer min/max instructions, Alistair Francis, 2020/06/26
- [PULL 35/63] target/riscv: vector widening floating-point multiply, Alistair Francis, 2020/06/26
- [PULL 06/63] target/riscv: add vector configure instruction, Alistair Francis, 2020/06/26
- [PULL 07/63] target/riscv: add an internals.h header,
Alistair Francis <=
- [PULL 17/63] target/riscv: vector narrowing integer right shift instructions, Alistair Francis, 2020/06/26
- [PULL 34/63] target/riscv: vector single-width floating-point multiply/divide instructions, Alistair Francis, 2020/06/26
- [PULL 18/63] target/riscv: vector integer comparison instructions, Alistair Francis, 2020/06/26
- [PULL 36/63] target/riscv: vector single-width floating-point fused multiply-add instructions, Alistair Francis, 2020/06/26
- [PULL 37/63] target/riscv: vector widening floating-point fused multiply-add instructions, Alistair Francis, 2020/06/26
- [PULL 20/63] target/riscv: vector single-width integer multiply instructions, Alistair Francis, 2020/06/26
- [PULL 21/63] target/riscv: vector integer divide instructions, Alistair Francis, 2020/06/26
- [PULL 10/63] target/riscv: add fault-only-first unit stride load, Alistair Francis, 2020/06/26
- [PULL 42/63] target/riscv: vector floating-point classify instructions, Alistair Francis, 2020/06/26
- [PULL 08/63] target/riscv: add vector stride load and store instructions, Alistair Francis, 2020/06/26