[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [RFC v7 41/42] target/arm: add tcg cpu accel class
From: |
Claudio Fontana |
Subject: |
Re: [RFC v7 41/42] target/arm: add tcg cpu accel class |
Date: |
Fri, 12 Mar 2021 18:28:33 +0100 |
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.12.0 |
On 3/12/21 6:22 PM, Claudio Fontana wrote:
> start by moving minimal init and realizefn code.
>
> Signed-off-by: Claudio Fontana <cfontana@suse.de>
> Cc: Paolo Bonzini <pbonzini@redhat.com>
> ---
> target/arm/tcg/tcg-cpu.h | 4 ++-
> target/arm/cpu.c | 38 +++------------------------
> target/arm/tcg/sysemu/tcg-cpu.c | 27 +++++++++++++++++++
> target/arm/tcg/tcg-cpu-models.c | 11 +++++---
> target/arm/tcg/tcg-cpu.c | 46 +++++++++++++++++++++++++++++++--
> 5 files changed, 85 insertions(+), 41 deletions(-)
>
> diff --git a/target/arm/tcg/tcg-cpu.h b/target/arm/tcg/tcg-cpu.h
> index d93c6a6749..dd08587949 100644
> --- a/target/arm/tcg/tcg-cpu.h
> +++ b/target/arm/tcg/tcg-cpu.h
> @@ -22,15 +22,17 @@
>
> #include "cpu.h"
> #include "hw/core/tcg-cpu-ops.h"
> +#include "hw/core/accel-cpu.h"
>
> void arm_cpu_synchronize_from_tb(CPUState *cs,
> const TranslationBlock *tb);
>
> -extern struct TCGCPUOps arm_tcg_ops;
> +void tcg_arm_init_accel_cpu(AccelCPUClass *accel_cpu, CPUClass *cc);
>
> #ifndef CONFIG_USER_ONLY
> /* Do semihosting call and set the appropriate return value. */
> void tcg_handle_semihosting(CPUState *cs);
> +bool tcg_cpu_realizefn(CPUState *cs, Error **errp);
>
> #endif /* !CONFIG_USER_ONLY */
>
> diff --git a/target/arm/cpu.c b/target/arm/cpu.c
> index ac01fa0bae..09c1db604a 100644
> --- a/target/arm/cpu.c
> +++ b/target/arm/cpu.c
> @@ -582,10 +582,6 @@ static void arm_cpu_initfn(Object *obj)
> cpu->psci_version = 1; /* By default assume PSCI v0.1 */
> cpu->kvm_target = QEMU_KVM_ARM_TARGET_NONE;
>
> - if (tcg_enabled()) {
> - cpu->psci_version = 2; /* TCG implements PSCI 0.2 */
> - }
> -
> /* if required, do accelerator-specific cpu initializations */
> accel_cpu_instance_init(CPU(obj));
> }
> @@ -873,34 +869,7 @@ static void arm_cpu_realizefn(DeviceState *dev, Error
> **errp)
> Error *local_err = NULL;
> bool no_aa32 = false;
>
> - /*
> - * If we needed to query the host kernel for the CPU features
> - * then it's possible that might have failed in the initfn, but
> - * this is the first point where we can report it.
> - */
> - if (cpu->host_cpu_probe_failed) {
> - error_setg(errp, "The 'host' CPU type can only be used with KVM");
> - return;
> - }
> -
> -#ifndef CONFIG_USER_ONLY
> - /* The NVIC and M-profile CPU are two halves of a single piece of
> - * hardware; trying to use one without the other is a command line
> - * error and will result in segfaults if not caught here.
> - */
> - if (arm_feature(env, ARM_FEATURE_M)) {
> - if (!env->nvic) {
> - error_setg(errp, "This board cannot be used with Cortex-M CPUs");
> - return;
> - }
> - } else {
> - if (env->nvic) {
> - error_setg(errp, "This board can only be used with Cortex-M
> CPUs");
> - return;
> - }
> - }
> -
> -#ifdef CONFIG_TCG
> +#if defined(CONFIG_TCG) && !defined(CONFIG_USER_ONLY)
> {
> uint64_t scale;
>
> @@ -926,8 +895,7 @@ static void arm_cpu_realizefn(DeviceState *dev, Error
> **errp)
> cpu->gt_timer[GTIMER_HYPVIRT] = timer_new(QEMU_CLOCK_VIRTUAL, scale,
> arm_gt_hvtimer_cb, cpu);
> }
> -#endif /* CONFIG_TCG */
> -#endif /* !CONFIG_USER_ONLY */
> +#endif /* CONFIG_TCG && !CONFIG_USER_ONLY */
>
> cpu_exec_realizefn(cs, &local_err);
> if (local_err != NULL) {
> @@ -1463,7 +1431,7 @@ static void arm_cpu_class_init(ObjectClass *oc, void
> *data)
> cc->disas_set_info = arm_disas_set_info;
>
> #ifdef CONFIG_TCG
> - cc->tcg_ops = &arm_tcg_ops;
> + cc->init_accel_cpu = tcg_arm_init_accel_cpu;
> #endif /* CONFIG_TCG */
>
> arm32_cpu_class_init(oc, data);
> diff --git a/target/arm/tcg/sysemu/tcg-cpu.c b/target/arm/tcg/sysemu/tcg-cpu.c
> index 664a7ee206..c5b8f136ee 100644
> --- a/target/arm/tcg/sysemu/tcg-cpu.c
> +++ b/target/arm/tcg/sysemu/tcg-cpu.c
> @@ -19,10 +19,13 @@
> */
>
> #include "qemu/osdep.h"
> +#include "qapi/error.h"
> +#include "qemu/timer.h"
> #include "cpu.h"
> #include "hw/semihosting/common-semi.h"
> #include "qemu/log.h"
> #include "tcg/tcg-cpu.h"
> +#include "internals.h"
>
> /*
> * Do semihosting call and set the appropriate return value. All the
> @@ -50,3 +53,27 @@ void tcg_handle_semihosting(CPUState *cs)
> env->regs[15] += env->thumb ? 2 : 4;
> }
> }
> +
> +bool tcg_cpu_realizefn(CPUState *cs, Error **errp)
> +{
> + ARMCPU *cpu = ARM_CPU(cs);
> + CPUARMState *env = &cpu->env;
> +
> + /*
> + * The NVIC and M-profile CPU are two halves of a single piece of
> + * hardware; trying to use one without the other is a command line
> + * error and will result in segfaults if not caught here.
> + */
> + if (arm_feature(env, ARM_FEATURE_M)) {
> + if (!env->nvic) {
> + error_setg(errp, "This board cannot be used with Cortex-M CPUs");
> + return false;
> + }
> + } else {
> + if (env->nvic) {
> + error_setg(errp, "This board can only be used with Cortex-M
> CPUs");
> + return false;
> + }
> + }
> + return true;
> +}
> diff --git a/target/arm/tcg/tcg-cpu-models.c b/target/arm/tcg/tcg-cpu-models.c
> index 16ab5d5364..2f44fd1b41 100644
> --- a/target/arm/tcg/tcg-cpu-models.c
> +++ b/target/arm/tcg/tcg-cpu-models.c
> @@ -844,15 +844,20 @@ static struct TCGCPUOps arm_v7m_tcg_ops = {
> #endif /* !CONFIG_USER_ONLY */
> };
>
> +static void arm_v7m_init_accel_cpu(AccelCPUClass *accel_cpu, CPUClass *cc)
> +{
> + g_assert(object_class_by_name(ACCEL_CPU_NAME("tcg")) ==
> OBJECT_CLASS(accel_cpu));
> +
> + cc->tcg_ops = &arm_v7m_tcg_ops;
> +}
> +
Hi Paolo,
just to give you a pointer or where/how this stuff currently is used.
Ciao,
Claudio
> static void arm_v7m_class_init(ObjectClass *oc, void *data)
> {
> ARMCPUClass *acc = ARM_CPU_CLASS(oc);
> CPUClass *cc = CPU_CLASS(oc);
>
> acc->info = data;
> -#ifdef CONFIG_TCG
> - cc->tcg_ops = &arm_v7m_tcg_ops;
> -#endif /* CONFIG_TCG */
> + cc->init_accel_cpu = arm_v7m_init_accel_cpu;
>
> cc->gdb_core_xml_file = "arm-m-profile.xml";
> }
> diff --git a/target/arm/tcg/tcg-cpu.c b/target/arm/tcg/tcg-cpu.c
> index 9fd996d908..b5e530e7ab 100644
> --- a/target/arm/tcg/tcg-cpu.c
> +++ b/target/arm/tcg/tcg-cpu.c
> @@ -20,8 +20,8 @@
>
> #include "qemu/osdep.h"
> #include "cpu.h"
> +#include "qapi/error.h"
> #include "tcg-cpu.h"
> -#include "hw/core/tcg-cpu-ops.h"
> #include "cpregs.h"
> #include "internals.h"
> #include "exec/exec-all.h"
> @@ -212,7 +212,7 @@ static bool arm_cpu_exec_interrupt(CPUState *cs, int
> interrupt_request)
> return true;
> }
>
> -struct TCGCPUOps arm_tcg_ops = {
> +static struct TCGCPUOps arm_tcg_ops = {
> .initialize = arm_translate_init,
> .synchronize_from_tb = arm_cpu_synchronize_from_tb,
> .cpu_exec_interrupt = arm_cpu_exec_interrupt,
> @@ -227,3 +227,45 @@ struct TCGCPUOps arm_tcg_ops = {
> .debug_check_watchpoint = arm_debug_check_watchpoint,
> #endif /* !CONFIG_USER_ONLY */
> };
> +
> +void tcg_arm_init_accel_cpu(AccelCPUClass *accel_cpu, CPUClass *cc)
> +{
> + g_assert(object_class_by_name(ACCEL_CPU_NAME("tcg")) ==
> OBJECT_CLASS(accel_cpu));
> +
> + cc->tcg_ops = &arm_tcg_ops;
> +}
> +
> +static void tcg_cpu_instance_init(CPUState *cs)
> +{
> + ARMCPU *cpu = ARM_CPU(cs);
> +
> + /*
> + * this would be the place to move TCG-specific props
> + * in future refactoring of cpu properties.
> + */
> +
> + cpu->psci_version = 2; /* TCG implements PSCI 0.2 */
> +}
> +
> +static void tcg_cpu_accel_class_init(ObjectClass *oc, void *data)
> +{
> + AccelCPUClass *acc = ACCEL_CPU_CLASS(oc);
> +
> +#ifndef CONFIG_USER_ONLY
> + acc->cpu_realizefn = tcg_cpu_realizefn;
> +#endif /* CONFIG_USER_ONLY */
> +
> + acc->cpu_instance_init = tcg_cpu_instance_init;
> +}
> +static const TypeInfo tcg_cpu_accel_type_info = {
> + .name = ACCEL_CPU_NAME("tcg"),
> +
> + .parent = TYPE_ACCEL_CPU,
> + .class_init = tcg_cpu_accel_class_init,
> + .abstract = true,
> +};
> +static void tcg_cpu_accel_register_types(void)
> +{
> + type_register_static(&tcg_cpu_accel_type_info);
> +}
> +type_init(tcg_cpu_accel_register_types);
>
- [RFC v7 31/42] tests/qtest: skip bios-tables-test test_acpi_oem_fields_virt for KVM, (continued)
- [RFC v7 31/42] tests/qtest: skip bios-tables-test test_acpi_oem_fields_virt for KVM, Claudio Fontana, 2021/03/12
- [RFC v7 15/42] target/arm: add temporary stub for arm_rebuild_hflags, Claudio Fontana, 2021/03/12
- [RFC v7 19/42] target/arm: move arm_sctlr away from tcg helpers, Claudio Fontana, 2021/03/12
- [RFC v7 25/42] target/arm: cpu: fix style, Claudio Fontana, 2021/03/12
- [RFC v7 24/42] target/arm: refactor exception and cpu code, Claudio Fontana, 2021/03/12
- [RFC v7 21/42] target/arm: move aarch64_sync_32_to_64 (and vv) to cpu code, Claudio Fontana, 2021/03/12
- [RFC v7 30/42] target/arm: remove broad "else" statements when checking accels, Claudio Fontana, 2021/03/12
- [RFC v7 40/42] accel: add double dispatch mechanism for class initialization, Claudio Fontana, 2021/03/12
- [RFC v7 37/42] target/arm: create kvm cpu accel class, Claudio Fontana, 2021/03/12
- [RFC v7 41/42] target/arm: add tcg cpu accel class, Claudio Fontana, 2021/03/12
- Re: [RFC v7 41/42] target/arm: add tcg cpu accel class,
Claudio Fontana <=
- [RFC v7 34/42] tests: device-introspect-test: cope with ARM TCG-only devices, Claudio Fontana, 2021/03/12
- [RFC v7 35/42] tests: do not run qom-test on all machines for ARM KVM-only, Claudio Fontana, 2021/03/12
- [RFC v7 39/42] accel: move call to accel_init_interfaces, Claudio Fontana, 2021/03/12
- [RFC v7 36/42] Revert "target/arm: Restrict v8M IDAU to TCG", Claudio Fontana, 2021/03/12
- [RFC v7 33/42] tests: do not run test-hmp on all machines for ARM KVM-only, Claudio Fontana, 2021/03/12
- [RFC v7 38/42] target/arm: move kvm cpu properties setting to kvm-cpu, Claudio Fontana, 2021/03/12
- [RFC v7 32/42] tests: restrict TCG-only arm-cpu-features tests to TCG builds, Claudio Fontana, 2021/03/12
- [RFC v7 42/42] target/arm: move TCG gt timer creation code in tcg/, Claudio Fontana, 2021/03/12