[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 31/41] target/nios2: Implement nios2_cpu_record_sigsegv
From: |
Richard Henderson |
Subject: |
[PATCH v4 31/41] target/nios2: Implement nios2_cpu_record_sigsegv |
Date: |
Wed, 6 Oct 2021 10:22:57 -0700 |
Because the linux-user kuser page handling is currently implemented
by detecting magic addresses in the unnamed 0xaa trap, we cannot
simply remove nios2_cpu_tlb_fill and rely on the fallback code.
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/nios2/cpu.h | 6 ++++++
target/nios2/cpu.c | 6 ++++--
target/nios2/helper.c | 7 ++++---
3 files changed, 14 insertions(+), 5 deletions(-)
diff --git a/target/nios2/cpu.h b/target/nios2/cpu.h
index a80587338a..1a69ed7a49 100644
--- a/target/nios2/cpu.h
+++ b/target/nios2/cpu.h
@@ -218,9 +218,15 @@ static inline int cpu_mmu_index(CPUNios2State *env, bool
ifetch)
MMU_SUPERVISOR_IDX;
}
+#ifdef CONFIG_USER_ONLY
+void nios2_cpu_record_sigsegv(CPUState *cpu, vaddr addr,
+ MMUAccessType access_type,
+ bool maperr, uintptr_t ra);
+#else
bool nios2_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
MMUAccessType access_type, int mmu_idx,
bool probe, uintptr_t retaddr);
+#endif
static inline int cpu_interrupts_enabled(CPUNios2State *env)
{
diff --git a/target/nios2/cpu.c b/target/nios2/cpu.c
index 947bb09bc1..421cad114a 100644
--- a/target/nios2/cpu.c
+++ b/target/nios2/cpu.c
@@ -220,9 +220,11 @@ static const struct SysemuCPUOps nios2_sysemu_ops = {
static const struct TCGCPUOps nios2_tcg_ops = {
.initialize = nios2_tcg_init,
- .tlb_fill = nios2_cpu_tlb_fill,
-#ifndef CONFIG_USER_ONLY
+#ifdef CONFIG_USER_ONLY
+ .record_sigsegv = nios2_cpu_record_sigsegv,
+#else
+ .tlb_fill = nios2_cpu_tlb_fill,
.cpu_exec_interrupt = nios2_cpu_exec_interrupt,
.do_interrupt = nios2_cpu_do_interrupt,
.do_unaligned_access = nios2_cpu_do_unaligned_access,
diff --git a/target/nios2/helper.c b/target/nios2/helper.c
index 53be8398e9..e5c98650e1 100644
--- a/target/nios2/helper.c
+++ b/target/nios2/helper.c
@@ -38,10 +38,11 @@ void nios2_cpu_do_interrupt(CPUState *cs)
env->regs[R_EA] = env->regs[R_PC] + 4;
}
-bool nios2_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
- MMUAccessType access_type, int mmu_idx,
- bool probe, uintptr_t retaddr)
+void nios2_cpu_record_sigsegv(CPUState *cs, vaddr addr,
+ MMUAccessType access_type,
+ bool maperr, uintptr_t retaddr)
{
+ /* FIXME: Disentangle kuser page from linux-user sigsegv handling. */
cs->exception_index = 0xaa;
cpu_loop_exit_restore(cs, retaddr);
}
--
2.25.1
- [PATCH v4 07/41] linux-user/host/x86: Populate host_signal.h, (continued)
- [PATCH v4 07/41] linux-user/host/x86: Populate host_signal.h, Richard Henderson, 2021/10/06
- [PATCH v4 09/41] linux-user/host/alpha: Populate host_signal.h, Richard Henderson, 2021/10/06
- [PATCH v4 37/41] target/s390x: Implement s390_cpu_record_sigsegv, Richard Henderson, 2021/10/06
- [PATCH v4 39/41] target/sparc: Make sparc_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/06
- [PATCH v4 11/41] linux-user/host/arm: Populate host_signal.h, Richard Henderson, 2021/10/06
- [PATCH v4 01/41] accel/tcg: Split out adjust_signal_pc, Richard Henderson, 2021/10/06
- [PATCH v4 08/41] linux-user/host/ppc: Populate host_signal.h, Richard Henderson, 2021/10/06
- [PATCH v4 02/41] accel/tcg: Move clear_helper_retaddr to cpu loop, Richard Henderson, 2021/10/06
- [PATCH v4 22/41] target/arm: Use cpu_loop_exit_sigsegv for mte tag lookup, Richard Henderson, 2021/10/06
- [PATCH v4 25/41] target/hexagon: Remove hexagon_cpu_tlb_fill, Richard Henderson, 2021/10/06
- [PATCH v4 31/41] target/nios2: Implement nios2_cpu_record_sigsegv,
Richard Henderson <=
- [PATCH v4 30/41] target/mips: Make mips_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/06
- [PATCH v4 32/41] linux-user/openrisc: Adjust signal for EXCP_RANGE, EXCP_FPE, Richard Henderson, 2021/10/06
- [PATCH v4 36/41] target/s390x: Use probe_access_flags in s390_probe_access, Richard Henderson, 2021/10/06
- [PATCH v4 35/41] target/riscv: Make riscv_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/06
- [PATCH v4 38/41] target/sh4: Make sh4_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/06
- [PATCH v4 40/41] target/xtensa: Make xtensa_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/06
- [PATCH v4 41/41] accel/tcg: Restrict TCGCPUOps::tlb_fill() to sysemu, Richard Henderson, 2021/10/06