[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 0/2] target/riscv: improvements to GDB target descriptions
From: |
Alistair Francis |
Subject: |
Re: [PATCH 0/2] target/riscv: improvements to GDB target descriptions |
Date: |
Tue, 20 Sep 2022 08:24:22 +1000 |
On Wed, Aug 31, 2022 at 6:43 PM Andrew Burgess <aburgess@redhat.com> wrote:
>
> I was running some GDB tests against QEMU, and noticed some oddities
> with the target description QEMU sends, the following two patches
> address these issues.
>
> Thanks,
> Andrew
>
> ---
>
> Andrew Burgess (2):
> target/riscv: remove fflags, frm, and fcsr from riscv-*-fpu.xml
> target/riscv: remove fixed numbering from GDB xml feature files
Thanks!
Applied to riscv-to-apply.next
Alistair
>
> gdb-xml/riscv-32bit-cpu.xml | 6 +-----
> gdb-xml/riscv-32bit-fpu.xml | 10 +---------
> gdb-xml/riscv-64bit-cpu.xml | 6 +-----
> gdb-xml/riscv-64bit-fpu.xml | 10 +---------
> target/riscv/gdbstub.c | 32 ++------------------------------
> 5 files changed, 6 insertions(+), 58 deletions(-)
>
> --
> 2.25.4
>
>
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- Re: [PATCH 0/2] target/riscv: improvements to GDB target descriptions,
Alistair Francis <=