[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 03/11] target/i386: TCG supports RDSEED
From: |
Paolo Bonzini |
Subject: |
[PATCH v3 03/11] target/i386: TCG supports RDSEED |
Date: |
Fri, 23 Jun 2023 15:17:03 +0200 |
TCG implements RDSEED, and in fact uses qcrypto_random_bytes which is
secure enough to match hardware behavior. Expose it to guests.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
---
target/i386/cpu.c | 5 ++---
1 file changed, 2 insertions(+), 3 deletions(-)
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index ff3dcd02dcb..fc4246223d4 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -657,11 +657,10 @@ void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1,
CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ADX | \
CPUID_7_0_EBX_PCOMMIT | CPUID_7_0_EBX_CLFLUSHOPT | \
CPUID_7_0_EBX_CLWB | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_FSGSBASE | \
- CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_AVX2)
+ CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_RDSEED)
/* missing:
CPUID_7_0_EBX_HLE
- CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM,
- CPUID_7_0_EBX_RDSEED */
+ CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM */
#define TCG_7_0_ECX_FEATURES (CPUID_7_0_ECX_UMIP | CPUID_7_0_ECX_PKU | \
/* CPUID_7_0_ECX_OSPKE is dynamic */ \
CPUID_7_0_ECX_LA57 | CPUID_7_0_ECX_PKS | CPUID_7_0_ECX_VAES)
--
2.41.0
- [PATCH v3 00/11] target/i386: add a few simple features, Paolo Bonzini, 2023/06/23
- [PATCH v3 01/11] target/i386: fix INVD vmexit, Paolo Bonzini, 2023/06/23
- [PATCH v3 02/11] target/i386: TCG supports 3DNow! prefetch(w), Paolo Bonzini, 2023/06/23
- [PATCH v3 05/11] target/i386: TCG supports XSAVEERPTR, Paolo Bonzini, 2023/06/23
- [PATCH v3 03/11] target/i386: TCG supports RDSEED,
Paolo Bonzini <=
- [PATCH v3 06/11] target/i386: TCG supports WBNOINVD, Paolo Bonzini, 2023/06/23
- [PATCH v3 04/11] target/i386: do not accept RDSEED if CPUID bit absent, Paolo Bonzini, 2023/06/23
- [PATCH v3 07/11] target/i386: Intel only supports SYSCALL/SYSRET in long mode, Paolo Bonzini, 2023/06/23
- [PATCH v3 08/11] target/i386: AMD only supports SYSENTER/SYSEXIT in 32-bit mode, Paolo Bonzini, 2023/06/23
- [PATCH v3 09/11] target/i386: sysret and sysexit are privileged, Paolo Bonzini, 2023/06/23
- [PATCH v3 10/11] target/i386: implement RDPID in TCG, Paolo Bonzini, 2023/06/23
- [PATCH v3 11/11] target/i386: implement SYSCALL/SYSRET in 32-bit emulators, Paolo Bonzini, 2023/06/23