[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 04/12] target/ppc: BookE DECAR SPR is 32-bit
From: |
Nicholas Piggin |
Subject: |
[PATCH v2 04/12] target/ppc: BookE DECAR SPR is 32-bit |
Date: |
Tue, 21 May 2024 11:30:20 +1000 |
The DECAR SPR is 32-bits width.
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
---
target/ppc/cpu_init.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/ppc/cpu_init.c b/target/ppc/cpu_init.c
index ee01415c32..927721d49a 100644
--- a/target/ppc/cpu_init.c
+++ b/target/ppc/cpu_init.c
@@ -792,7 +792,7 @@ static void register_BookE_sprs(CPUPPCState *env, uint64_t
ivor_mask)
0x00000000);
spr_register(env, SPR_BOOKE_DECAR, "DECAR",
SPR_NOACCESS, SPR_NOACCESS,
- SPR_NOACCESS, &spr_write_generic,
+ SPR_NOACCESS, &spr_write_generic32,
0x00000000);
/* SPRGs */
spr_register(env, SPR_USPRG0, "USPRG0",
--
2.43.0
- [PATCH v2 02/12] target/ppc: improve checkstop logging, (continued)
- [PATCH v2 02/12] target/ppc: improve checkstop logging, Nicholas Piggin, 2024/05/20
- [PATCH v2 01/12] target/ppc: Make checkstop actually stop the system, Nicholas Piggin, 2024/05/20
- [PATCH v2 03/12] target/ppc: Implement attn instruction on BookS 64-bit processors, Nicholas Piggin, 2024/05/20
- [PATCH v2 04/12] target/ppc: BookE DECAR SPR is 32-bit,
Nicholas Piggin <=
- [PATCH v2 05/12] target/ppc: Wire up BookE ATB registers for e500 family, Nicholas Piggin, 2024/05/20
- [PATCH v2 06/12] target/ppc: Add PPR32 SPR, Nicholas Piggin, 2024/05/20
- [PATCH v2 07/12] target/ppc: add helper to write per-LPAR SPRs, Nicholas Piggin, 2024/05/20
- [PATCH v2 08/12] target/ppc: Add SMT support to simple SPRs, Nicholas Piggin, 2024/05/20