[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 0/3] target/ppc: Update vector insns to use 128 bit
From: |
Chinmay Rath |
Subject: |
[PATCH v2 0/3] target/ppc: Update vector insns to use 128 bit |
Date: |
Sun, 30 Jun 2024 17:31:54 +0530 |
Updating a bunch of VMX and VSX storage access instructions to use
tcg_gen_qemu_ld/st_i128 instead of using tcg_gen_qemu_ld/st_i64 in
succession; as suggested by Richard, in my decodetree patches.
Plus some minor clean-ups to facilitate the above in case of VMX insns.
Change log:
v2 : Applied IFALIGN_PAIR memop changes in patches 2/3 and 3/3,
based on review comments by Richard in v1.
v1 :
20240621114604.868415-1-rathc@linux.ibm.com/">https://lore.kernel.org/qemu-devel/20240621114604.868415-1-rathc@linux.ibm.com/
Chinmay Rath (3):
target/ppc: Move get/set_avr64 functions to vmx-impl.c.inc.
target/ppc: Update VMX storage access insns to use
tcg_gen_qemu_ld/st_i128.
target/ppc : Update VSX storage access insns to use tcg_gen_qemu
_ld/st_i128.
target/ppc/translate.c | 10 -----
target/ppc/translate/vmx-impl.c.inc | 52 ++++++++++++---------
target/ppc/translate/vsx-impl.c.inc | 70 +++++++++++++----------------
3 files changed, 61 insertions(+), 71 deletions(-)
--
2.39.3
- [PATCH v2 0/3] target/ppc: Update vector insns to use 128 bit,
Chinmay Rath <=