Re: [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB

From:	Bin Meng
Subject:	Re: [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB
Date:	Tue, 8 Oct 2019 20:32:30 +0800

On Tue, Oct 8, 2019 at 8:20 AM Jonathan Behrens <address@hidden> wrote:
>
> Currently only PRV_U, PRV_S and PRV_M are supported, so this patch ensures 
> that
> the privilege mode is set to one of them. Once support for the H-extension is
> added, this code will also need to properly update the virtualization status
> when switching between VU/VS-modes and M-mode.
>
> Signed-off-by: Jonathan Behrens <address@hidden>
> ---
>  target/riscv/gdbstub.c | 9 +++++++++
>  1 file changed, 9 insertions(+)
>

Reviewed-by: Bin Meng <address@hidden>
Tested-by: Bin Meng <address@hidden>

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v3 0/3] target/riscv: Expose "priv" register for GDB, Jonathan Behrens, 2019/10/07
- [PATCH v3 1/3] target/riscv: Tell gdbstub the correct number of CSRs, Jonathan Behrens, 2019/10/07
  - Re: [PATCH v3 1/3] target/riscv: Tell gdbstub the correct number of CSRs, Bin Meng, 2019/10/08
    - Re: [PATCH v3 1/3] target/riscv: Tell gdbstub the correct number of CSRs, Jonathan Behrens, 2019/10/08
  - Re: [PATCH v3 1/3] target/riscv: Tell gdbstub the correct number of CSRs, Alistair Francis, 2019/10/08
- [PATCH v3 2/3] target/riscv: Expose priv register for GDB for reads, Jonathan Behrens, 2019/10/07
  - Re: [PATCH v3 2/3] target/riscv: Expose priv register for GDB for reads, Bin Meng, 2019/10/08
    - Re: [PATCH v3 2/3] target/riscv: Expose priv register for GDB for reads, Jonathan Behrens, 2019/10/08
- [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB, Jonathan Behrens, 2019/10/07
  - Re: [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB, Bin Meng <=
  - Re: [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB, Alistair Francis, 2019/10/08
- Re: [PATCH v3 0/3] target/riscv: Expose "priv" register for GDB, Jonathan Behrens, 2019/10/07

Prev by Date: Re: [PATCH v3 2/3] target/riscv: Expose priv register for GDB for reads
Next by Date: Re: [PATCH v3 1/3] target/riscv: Tell gdbstub the correct number of CSRs
Previous by thread: [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB
Next by thread: Re: [PATCH v3 3/3] target/riscv: Make the priv register writable by GDB
Index(es):
- Date
- Thread