[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH for 5.0 v1 0/2] RISC-V: Fix Hypervisor guest user space
From: |
Anup Patel |
Subject: |
Re: [PATCH for 5.0 v1 0/2] RISC-V: Fix Hypervisor guest user space |
Date: |
Mon, 30 Mar 2020 09:53:30 +0530 |
Hi Palmer,
On Fri, Mar 27, 2020 at 5:30 AM Palmer Dabbelt <address@hidden> wrote:
>
> On Thu, 26 Mar 2020 15:44:04 PDT (-0700), Alistair Francis wrote:
> > This series fixes two bugs in the RISC-V two stage lookup
> > implementation. This fixes the Hypervisor userspace failing to start.
> >
> > Alistair Francis (2):
> > riscv: Don't use stage-2 PTE lookup protection flags
> > riscv: AND stage-1 and stage-2 protection flags
> >
> > target/riscv/cpu_helper.c | 11 +++++++----
> > 1 file changed, 7 insertions(+), 4 deletions(-)
>
> Thanks, these are in the queue.
>
I have tested this patch series on latest QEMU master without
"target/riscv: Don't set write permissions on dirty PTEs" workaround
patch. It works fine now.
Tested-by: Anup Patel <address@hidden>
Please drop the work-around patch "target/riscv: Don't set write
permissions on dirty PTEs" from your for-next.
Regards,
Anup