Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad

From:	Jim Shu
Subject:	Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension
Date:	Mon, 25 Jul 2022 23:22:45 +0800

Hi Alistair,

Why do we want to support that? We can do either and we are
implementing the much more usual scheme. I don't see a reason to
bother implementing the other one. Is anyone ever going to use it?

Thanks for your response.
I got it.

Regards,
Jim Shu

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension, Jim Shu, 2022/07/17
- Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension, Anup Patel, 2022/07/18
  - Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension, Jim Shu, 2022/07/19
    - Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension, Anup Patel, 2022/07/19
    - Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension, Alistair Francis, 2022/07/20
    - Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension, Jim Shu <=

Prev by Date: Re: [PATCH v6 3/5] target/riscv: smstateen check for fcsr
Next by Date: How to read RISC-V mcycle CSR from Linux userspace app?
Previous by thread: Re: [PATCH] target/riscv: Support SW update of PTE A/D bits and Ssptwad extension
Next by thread: [PATCH V3 0/6] Improve the U/S/H extension related check
Index(es):
- Date
- Thread