qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH 2/4] target/riscv: Reset CSR tcontrol when the trigger module res


From: Alvin Chang
Subject: [PATCH 2/4] target/riscv: Reset CSR tcontrol when the trigger module resets
Date: Fri, 16 Feb 2024 14:13:30 +0800

When the trigger module resets, reset the value of CSR tcontrol as zero.

Signed-off-by: Alvin Chang <alvinga@andestech.com>
---
 target/riscv/debug.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/target/riscv/debug.c b/target/riscv/debug.c
index e30d99cc2f..e3832a643e 100644
--- a/target/riscv/debug.c
+++ b/target/riscv/debug.c
@@ -941,5 +941,6 @@ void riscv_trigger_reset_hold(CPURISCVState *env)
         timer_del(env->itrigger_timer[i]);
     }
 
+    env->tcontrol = 0;
     env->mcontext = 0;
 }
-- 
2.34.1




reply via email to

[Prev in Thread] Current Thread [Next in Thread]