[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PULL 00/21] target-mips queue for 2.6
From: |
Peter Maydell |
Subject: |
Re: [Qemu-devel] [PULL 00/21] target-mips queue for 2.6 |
Date: |
Tue, 29 Mar 2016 20:52:55 +0100 |
On 29 March 2016 at 10:56, Leon Alrae <address@hidden> wrote:
> Hi,
>
> Here's MIPS pull request which adds initial implementation of MIPS Coherent
> Processing System including Cluster Power Controller and Global Config
> Registers allowing the guest to control the start of other Virtual
> Processors after reset. Also, this pullreq adds Inter-Thread Communication
> Unit and MAAR.
>
> Thanks,
> Leon
>
> Cc: Peter Maydell <address@hidden>
> Cc: Aurelien Jarno <address@hidden>
>
> The following changes since commit b68a80139e37e806f004237e55311ebc42151434:
>
> Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20160324' into
> staging (2016-03-24 16:24:02 +0000)
>
> are available in the git repository at:
>
> git://github.com/lalrae/qemu.git tags/mips-20160329
>
> for you to fetch changes up to e9f517b73dab520de05b871359d2beedf8b04e53:
>
> target-mips: add MAAR, MAARI register (2016-03-28 19:27:09 +0100)
>
> ----------------------------------------------------------------
> MIPS patches 2016-03-29
>
> Changes:
> * add initial MIPS CPS support
> * implement ITU block
> * implement MAAR
Hi. I'm afraid this doesn't compile:
/home/petmay01/linaro/qemu-for-merges/hw/misc/mips_cmgcr.c: In
function ‘mips_gcr_init’:
/home/petmay01/linaro/qemu-for-merges/hw/misc/mips_cmgcr.c:107:31:
error: ‘error_abort’ undeclared (first use in this function)
&error_abort);
^
/home/petmay01/linaro/qemu-for-merges/hw/misc/mips_cmgcr.c:107:31:
note: each undeclared identifier is reported only once for each
function it appears in
CC mips64-softmmu/hw/misc/mips_itu.o
make[1]: *** [hw/misc/mips_cmgcr.o] Error 1
make[1]: *** Waiting for unfinished jobs....
CC mips64el-softmmu/hw/misc/mips_cmgcr.o
/home/petmay01/linaro/qemu-for-merges/hw/misc/mips_cpc.c: In function
‘mips_cpc_realize’:
/home/petmay01/linaro/qemu-for-merges/hw/misc/mips_cpc.c:119:9: error:
implicit declaration of function ‘error_setg’
[-Werror=implicit-function-declaration]
error_setg(errp,
^
/home/petmay01/linaro/qemu-for-merges/hw/misc/mips_cpc.c:119:9: error:
nested extern declaration of ‘error_setg’ [-Werror=nested-externs]
cc1: all warnings being treated as errors
(and similar other errors).
I think you've unfortunately collided with a patch in Paolo's
recent pull request which changes how we handle qapi/error.h
(it's no longer pulled in by osdep.h by default); see commit
da34e65cb.
thanks
-- PMM
- [Qemu-devel] [PULL 01/21] hw/mips: implement generic MIPS Coherent Processing System container, (continued)
- [Qemu-devel] [PULL 01/21] hw/mips: implement generic MIPS Coherent Processing System container, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 17/21] target-mips: check CP0 enabled for CACHE instruction also in R6, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 10/21] hw/mips_malta: add CPS to Malta board, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 03/21] hw/mips: add initial Global Config Register support, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 05/21] hw/mips: add initial Cluster Power Controller support, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 14/21] hw/mips: implement ITC Storage - Empty/Full Sync and Try Views, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 16/21] hw/mips: implement ITC Storage - Bypass View, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 18/21] target-mips: make ITC Configuration Tags accessible to the CPU, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 02/21] target-mips: add CMGCRBase register, Leon Alrae, 2016/03/29
- [Qemu-devel] [PULL 21/21] target-mips: add MAAR, MAARI register, Leon Alrae, 2016/03/29
- Re: [Qemu-devel] [PULL 00/21] target-mips queue for 2.6,
Peter Maydell <=