[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 16/17] docs/cxl: Cleanout some more aarch64 examples.
From: |
Michael Tokarev |
Subject: |
[PULL 16/17] docs/cxl: Cleanout some more aarch64 examples. |
Date: |
Thu, 21 Sep 2023 11:35:05 +0300 |
From: Jonathan Cameron <Jonathan.Cameron@huawei.com>
These crossed with the previous fix to get rid of examples
using aarch64 for which support is not yet upstream.
Reviewed-by: Fan Ni <fan.ni@samsung.com>
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1892
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
---
docs/system/devices/cxl.rst | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/docs/system/devices/cxl.rst b/docs/system/devices/cxl.rst
index b742120657..6ab5f72473 100644
--- a/docs/system/devices/cxl.rst
+++ b/docs/system/devices/cxl.rst
@@ -313,7 +313,7 @@ A very simple setup with just one directly attached CXL
Type 3 Persistent Memory
A very simple setup with just one directly attached CXL Type 3 Volatile Memory
device::
- qemu-system-aarch64 -M virt,gic-version=3,cxl=on -m 4g,maxmem=8G,slots=8
-cpu max \
+ qemu-system-x86_64 -M q35,cxl=on -m 4G,maxmem=8G,slots=8 -smp 4 \
...
-object memory-backend-ram,id=vmem0,share=on,size=256M \
-device pxb-cxl,bus_nr=12,bus=pcie.0,id=cxl.1 \
@@ -323,7 +323,7 @@ A very simple setup with just one directly attached CXL
Type 3 Volatile Memory d
The same volatile setup may optionally include an LSA region::
- qemu-system-aarch64 -M virt,gic-version=3,cxl=on -m 4g,maxmem=8G,slots=8
-cpu max \
+ qemu-system-x86_64 -M q35,cxl=on -m 4G,maxmem=8G,slots=8 -smp 4 \
...
-object memory-backend-ram,id=vmem0,share=on,size=256M \
-object
memory-backend-file,id=cxl-lsa0,share=on,mem-path=/tmp/lsa.raw,size=256M \
--
2.39.2
- [PULL 09/17] hw/i386/pc: fix code comment on cumulative flash size, (continued)
- [PULL 09/17] hw/i386/pc: fix code comment on cumulative flash size, Michael Tokarev, 2023/09/21
- [PULL 10/17] hw/cxl: Fix CFMW config memory leak, Michael Tokarev, 2023/09/21
- [PULL 08/17] subprojects: Use the correct .git suffix in the repository URLs, Michael Tokarev, 2023/09/21
- [PULL 04/17] hw/net: spelling fixes, Michael Tokarev, 2023/09/21
- [PULL 07/17] hw/other: spelling fixes, Michael Tokarev, 2023/09/21
- [PULL 11/17] hw/pci-bridge/cxl_upstream: Fix bandwidth entry base unit for SSLBIS, Michael Tokarev, 2023/09/21
- [PULL 12/17] hw/cxl/cxl_device: Replace magic number in CXLError definition, Michael Tokarev, 2023/09/21
- [PULL 14/17] hw/cxl: Fix out of bound array access, Michael Tokarev, 2023/09/21
- [PULL 13/17] docs/cxl: Change to lowercase as others, Michael Tokarev, 2023/09/21
- [PULL 15/17] hw/mem/cxl_type3: Add missing copyright and license notice, Michael Tokarev, 2023/09/21
- [PULL 16/17] docs/cxl: Cleanout some more aarch64 examples.,
Michael Tokarev <=
- [PULL 17/17] docs/devel/reset.rst: Correct function names, Michael Tokarev, 2023/09/21
- Re: [PULL 00/17] Trivial patches for 2023-09-21, Stefan Hajnoczi, 2023/09/21