[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 08/13] target/openrisc: Check CPUCFG_OF32S for f
|
From: |
Stafford Horne |
|
Subject: |
Re: [Qemu-devel] [PATCH 08/13] target/openrisc: Check CPUCFG_OF32S for float insns |
|
Date: |
Tue, 27 Aug 2019 13:39:47 +0900 |
|
User-agent: |
Mutt/1.11.4 (2019-03-13) |
On Mon, Aug 26, 2019 at 05:07:40PM -0700, Richard Henderson wrote:
> Make sure the OF32S insns are enabled before allowing execution.
> Include the missing bit for cpu "any".
>
> Signed-off-by: Richard Henderson <address@hidden>
Reviewed-by: Stafford Horne <address@hidden>
- Re: [Qemu-devel] [PATCH 04/13] target/openrisc: Make VR and PPC read-only, (continued)
- [Qemu-devel] [PATCH 05/13] target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 02/13] target/openrisc: Replace cpu register array with a function, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 06/13] target/openrisc: Add VR2 and AVR special processor registers, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 07/13] target/openrisc: Fix lf.ftoi.s, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 08/13] target/openrisc: Check CPUCFG_OF32S for float insns, Richard Henderson, 2019/08/26
- Re: [Qemu-devel] [PATCH 08/13] target/openrisc: Check CPUCFG_OF32S for float insns,
Stafford Horne <=
- [Qemu-devel] [PATCH 11/13] target/openrisc: Implement move to/from FPCSR, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 12/13] target/openrisc: Implement l.adrp, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 10/13] target/openrisc: Implement unordered fp comparisons, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 09/13] target/openrisc: Add support for ORFPX64A32, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 13/13] target/openrisc: Update cpu "any" to v1.3, Richard Henderson, 2019/08/26