[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 25/28] tcg/s390x: Implement TCG_TARGET_HAS_minmax_vec
From: |
Richard Henderson |
Subject: |
[PULL 25/28] tcg/s390x: Implement TCG_TARGET_HAS_minmax_vec |
Date: |
Wed, 6 Oct 2021 08:20:11 -0700 |
Reviewed-by: David Hildenbrand <david@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
tcg/s390x/tcg-target.h | 2 +-
tcg/s390x/tcg-target.c.inc | 25 +++++++++++++++++++++++++
2 files changed, 26 insertions(+), 1 deletion(-)
diff --git a/tcg/s390x/tcg-target.h b/tcg/s390x/tcg-target.h
index d7d204b782..a79f4f187a 100644
--- a/tcg/s390x/tcg-target.h
+++ b/tcg/s390x/tcg-target.h
@@ -156,7 +156,7 @@ extern uint64_t s390_facilities[3];
#define TCG_TARGET_HAS_shv_vec 1
#define TCG_TARGET_HAS_mul_vec 1
#define TCG_TARGET_HAS_sat_vec 0
-#define TCG_TARGET_HAS_minmax_vec 0
+#define TCG_TARGET_HAS_minmax_vec 1
#define TCG_TARGET_HAS_bitsel_vec 0
#define TCG_TARGET_HAS_cmpsel_vec 0
diff --git a/tcg/s390x/tcg-target.c.inc b/tcg/s390x/tcg-target.c.inc
index 98c0cd5091..3b8fc62cd7 100644
--- a/tcg/s390x/tcg-target.c.inc
+++ b/tcg/s390x/tcg-target.c.inc
@@ -282,6 +282,10 @@ typedef enum S390Opcode {
VRRc_VESRAV = 0xe77a,
VRRc_VESRLV = 0xe778,
VRRc_VML = 0xe7a2,
+ VRRc_VMN = 0xe7fe,
+ VRRc_VMNL = 0xe7fc,
+ VRRc_VMX = 0xe7ff,
+ VRRc_VMXL = 0xe7fd,
VRRc_VN = 0xe768,
VRRc_VNC = 0xe769,
VRRc_VNO = 0xe76b,
@@ -2767,6 +2771,19 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc,
tcg_out_insn(s, VRRc, VERLLV, a0, a1, a2, vece);
break;
+ case INDEX_op_smin_vec:
+ tcg_out_insn(s, VRRc, VMN, a0, a1, a2, vece);
+ break;
+ case INDEX_op_smax_vec:
+ tcg_out_insn(s, VRRc, VMX, a0, a1, a2, vece);
+ break;
+ case INDEX_op_umin_vec:
+ tcg_out_insn(s, VRRc, VMNL, a0, a1, a2, vece);
+ break;
+ case INDEX_op_umax_vec:
+ tcg_out_insn(s, VRRc, VMXL, a0, a1, a2, vece);
+ break;
+
case INDEX_op_cmp_vec:
switch ((TCGCond)args[3]) {
case TCG_COND_EQ:
@@ -2813,7 +2830,11 @@ int tcg_can_emit_vec_op(TCGOpcode opc, TCGType type,
unsigned vece)
case INDEX_op_shri_vec:
case INDEX_op_shrs_vec:
case INDEX_op_shrv_vec:
+ case INDEX_op_smax_vec:
+ case INDEX_op_smin_vec:
case INDEX_op_sub_vec:
+ case INDEX_op_umax_vec:
+ case INDEX_op_umin_vec:
case INDEX_op_xor_vec:
return 1;
case INDEX_op_cmp_vec:
@@ -3074,6 +3095,10 @@ static TCGConstraintSetIndex tcg_target_op_def(TCGOpcode
op)
case INDEX_op_shlv_vec:
case INDEX_op_shrv_vec:
case INDEX_op_sarv_vec:
+ case INDEX_op_smax_vec:
+ case INDEX_op_smin_vec:
+ case INDEX_op_umax_vec:
+ case INDEX_op_umin_vec:
return C_O1_I2(v, v, v);
case INDEX_op_rotls_vec:
case INDEX_op_shls_vec:
--
2.25.1
- [PULL 22/28] tcg/s390x: Implement andc, orc, abs, neg, not vector operations, (continued)
- [PULL 22/28] tcg/s390x: Implement andc, orc, abs, neg, not vector operations, Richard Henderson, 2021/10/06
- [PULL 19/28] tcg/s390x: Implement tcg_out_mov for vector types, Richard Henderson, 2021/10/06
- [PULL 01/28] tests/docker: Remove fedora-i386-cross from DOCKER_PARTIAL_IMAGES, Richard Henderson, 2021/10/06
- [PULL 26/28] tcg/s390x: Implement TCG_TARGET_HAS_sat_vec, Richard Henderson, 2021/10/06
- [PULL 28/28] tcg/s390x: Implement TCG_TARGET_HAS_cmpsel_vec, Richard Henderson, 2021/10/06
- [PULL 12/28] hw/core/cpu: Re-sort the non-pointers to the end of CPUClass, Richard Henderson, 2021/10/06
- [PULL 09/28] accel/tcg: Pass MemOpIdx to atomic_trace_*_post, Richard Henderson, 2021/10/06
- [PULL 15/28] tcg/s390x: Change FACILITY representation, Richard Henderson, 2021/10/06
- [PULL 18/28] tcg/s390x: Implement tcg_out_ld/st for vector types, Richard Henderson, 2021/10/06
- [PULL 21/28] tcg/s390x: Implement minimal vector operations, Richard Henderson, 2021/10/06
- [PULL 25/28] tcg/s390x: Implement TCG_TARGET_HAS_minmax_vec,
Richard Henderson <=
- [PULL 20/28] tcg/s390x: Implement tcg_out_dup*_vec, Richard Henderson, 2021/10/06
- [PULL 23/28] tcg/s390x: Implement TCG_TARGET_HAS_mul_vec, Richard Henderson, 2021/10/06
- [PULL 27/28] tcg/s390x: Implement TCG_TARGET_HAS_bitsel_vec, Richard Henderson, 2021/10/06
- Re: [PULL 00/28] tcg patch queue, Richard Henderson, 2021/10/06