[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 03/11] target/arm: Add v8R MIDR register
From: |
Tobias Roehmel |
Subject: |
[PATCH 03/11] target/arm: Add v8R MIDR register |
Date: |
Thu, 14 Jul 2022 16:53:47 +0200 |
From: Tobias Röhmel <quic_trohmel@quicinc.com>
This register is used by the ARM Cortex-R52.
Signed-off-by: Tobias Röhmel <quic_trohmel@quicinc.com>
---
target/arm/helper.c | 13 ++++++++++++-
1 file changed, 12 insertions(+), 1 deletion(-)
diff --git a/target/arm/helper.c b/target/arm/helper.c
index 6457e6301c..bdf1df37d5 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -8201,6 +8201,15 @@ void register_cp_regs_for_features(ARMCPU *cpu)
.accessfn = access_aa64_tid1,
.type = ARM_CP_CONST, .resetvalue = cpu->revidr },
};
+ ARMCPRegInfo id_v8r_midr_cp_reginfo[] = {
+ { .name = "MIDR",
+ .cp = 15, .crn = 0, .crm = 0, .opc1 = 0, .opc2 = CP_ANY,
+ .access = PL1_R, .resetvalue = cpu->midr,
+ .writefn = arm_cp_write_ignore, .raw_writefn = raw_write,
+ .readfn = midr_read,
+ .fieldoffset = offsetof(CPUARMState, cp15.c0_cpuid),
+ .type = ARM_CP_OVERRIDE },
+ };
ARMCPRegInfo id_cp_reginfo[] = {
/* These are common to v8 and pre-v8 */
{ .name = "CTR",
@@ -8264,7 +8273,9 @@ void register_cp_regs_for_features(ARMCPU *cpu)
id_mpuir_reginfo.access = PL1_RW;
id_tlbtr_reginfo.access = PL1_RW;
}
- if (arm_feature(env, ARM_FEATURE_V8)) {
+ if (arm_feature(env, ARM_FEATURE_V8_R)) {
+ define_arm_cp_regs(cpu, id_v8r_midr_cp_reginfo);
+ } else if (arm_feature(env, ARM_FEATURE_V8)) {
define_arm_cp_regs(cpu, id_v8_midr_cp_reginfo);
} else {
define_arm_cp_regs(cpu, id_pre_v8_midr_cp_reginfo);
--
2.25.1
- [PATCH 00/11] Add Cortex-R52, Tobias Roehmel, 2022/07/14
- [PATCH 01/11] target/arm: Add ARM_FEATURE_V8_R, Tobias Roehmel, 2022/07/14
- [PATCH 04/11] target/arm: Make RVBAR available for non AARCH64 CPUs, Tobias Roehmel, 2022/07/14
- [PATCH 06/11] target/arm: Add ARMCacheAttrs to the signature of pmsav8_mpu_lookup, Tobias Roehmel, 2022/07/14
- [PATCH 09/11] target/arm: Add PMSAv8r functionality, Tobias Roehmel, 2022/07/14
- [PATCH 08/11] target/arm Add PMSAv8r registers, Tobias Roehmel, 2022/07/14
- [PATCH 05/11] target/arm: Make stage_2_format for cache attributes optional, Tobias Roehmel, 2022/07/14
- [PATCH 03/11] target/arm: Add v8R MIDR register,
Tobias Roehmel <=
- [PATCH 07/11] target/arm: Enable TTBCR_EAE for ARM_FEATURE_V8_R, Tobias Roehmel, 2022/07/14
- [PATCH 10/11] target/arm: Make SPSR_hyp accessible for Cortex-R52, Tobias Roehmel, 2022/07/14
- [PATCH 02/11] target/arm: Add ARM Cortex-R52 cpu, Tobias Roehmel, 2022/07/14
- [PATCH 11/11] hw/arm: Add R52 machine, Tobias Roehmel, 2022/07/14