qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PULL 00/29] ppc queue


From: Daniel Henrique Barboza
Subject: [PULL 00/29] ppc queue
Date: Sat, 10 Jun 2023 10:31:03 -0300

The following changes since commit 3673ad389622d9ef4d2743101253c642def7935a:

  tcg/tci: Fix MemOpIdx operand index for 3-operand memops (2023-06-09 08:30:56 
-0700)

are available in the Git repository at:

  https://gitlab.com/danielhb/qemu.git tags/pull-ppc-20230610

for you to fetch changes up to 9ec08f3569be3bc8bfd4d9b8b0445b9136910661:

  hw/ppc/Kconfig: MAC_NEWWORLD should always select USB_OHCI_PCI (2023-06-10 
10:19:24 -0300)

----------------------------------------------------------------
ppc patch queue for 2023-06-10:

This queue includes several assorted fixes for target/ppc emulation and
XIVE2. It also includes an openpic fix, an avocado fix for ppc64
binaries without slipr and a Kconfig change for MAC_NEWWORLD.

----------------------------------------------------------------
BALATON Zoltan (8):
      target/ppc: Remove single use function
      target/ppc: Remove "ext" parameter of ppcemb_tlb_check()
      target/ppc: Move ppcemb_tlb_search() to mmu_common.c
      target/ppc: Remove some unneded line breaks
      target/ppc: Simplify ppcemb_tlb_search()
      target/ppc: Change ppcemb_tlb_check() to return bool
      target/ppc: Eliminate goto in mmubooke_check_tlb()
      target/ppc: Implement gathering irq statistics

Frederic Barrat (6):
      pnv/xive2: Add definition for TCTXT Config register
      pnv/xive2: Add definition for the ESB cache configuration register
      pnv/xive2: Allow writes to the Physical Thread Enable registers
      pnv/xive2: Introduce macros to manipulate TIMA addresses
      pnv/xive2: Handle TIMA access through all ports
      pnv/xive2: Quiet down some error messages

Nicholas Piggin (12):
      target/ppc: Fix nested-hv HEAI delivery
      target/ppc: Fix PMU hflags calculation
      target/ppc: PMU do not clear MMCR0[FCECE] on performance monitor alert
      target/ppc: Fix msgclrp interrupt type
      target/ppc: Support directed privileged doorbell interrupt (SDOOR)
      target/ppc: PMU implement PERFM interrupts
      target/ppc: Fix lqarx to set cpu_reserve
      target/ppc: Ensure stcx size matches larx
      target/ppc: Remove larx/stcx. memory barrier semantics
      target/ppc: Rework store conditional to avoid branch
      target/ppc: Fix decrementer time underflow and infinite timer loop
      target/ppc: Decrementer fix BookE semantics

Philippe Mathieu-Daudé (1):
      hw/ppc/openpic: Do not open-code ROUND_UP() macro

Thomas Huth (2):
      tests/avocado/tuxrun_baselines: Fix ppc64 tests for binaries without slirp
      hw/ppc/Kconfig: MAC_NEWWORLD should always select USB_OHCI_PCI

 hw/intc/pnv_xive2.c               | 24 ++++++++++-
 hw/intc/pnv_xive2_regs.h          |  8 ++++
 hw/intc/xive.c                    | 16 +++----
 hw/ppc/Kconfig                    |  1 +
 hw/ppc/ppc.c                      | 11 ++---
 include/hw/ppc/openpic.h          |  2 +-
 include/hw/ppc/xive_regs.h        | 16 +++++++
 target/ppc/cpu.h                  | 19 ++++----
 target/ppc/cpu_init.c             | 24 +++++++++--
 target/ppc/excp_helper.c          | 14 +++---
 target/ppc/helper_regs.c          | 73 +++++++++++++++++++++++--------
 target/ppc/helper_regs.h          |  1 +
 target/ppc/machine.c              |  8 ++--
 target/ppc/mmu_common.c           | 91 ++++++++++++++++++++++-----------------
 target/ppc/mmu_helper.c           | 32 +-------------
 target/ppc/power8-pmu.c           | 60 +++++++++++++++-----------
 target/ppc/power8-pmu.h           |  4 +-
 target/ppc/translate.c            | 80 ++++++++++++++++------------------
 tests/avocado/tuxrun_baselines.py |  1 +
 19 files changed, 289 insertions(+), 196 deletions(-)



reply via email to

[Prev in Thread] Current Thread [Next in Thread]