Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access wit

qemu-ppc

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access wit

From:	Scott Wood
Subject:	Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context
Date:	Fri, 14 Dec 2012 12:18:42 -0600

On 12/14/2012 06:35:12 AM, Alexander Graf wrote:

On 14.12.2012, at 03:12, Scott Wood wrote:
> If we access a register via the QEMU memory inspection commands(e.g.
> "xp") rather than from guest code, we won't have a CPU context.
> Gracefully fail to access the register in that case, rather than
> crashing.
Can't we set cpu_single_env in the debug memory access case? I'm notsure this is the only device with that problem, and by always havingcpu_single_env available we would completely get rid of the whole bugcategory.


Which CPU would you pick?

-Scott

[Prev in Thread]

Current Thread

[Next in Thread]

[Qemu-ppc] [PATCH 0/6] openpic: first batch of cleanups and minor fixes, Scott Wood, 2012/12/13
- [Qemu-ppc] [PATCH 1/6] openpic: symbolicize some magic numbers, Scott Wood, 2012/12/13
- [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context, Scott Wood, 2012/12/13
  - Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context, Alexander Graf, 2012/12/14
    - Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context, Scott Wood <=
    - Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context, Alexander Graf, 2012/12/14
    - Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context, Scott Wood, 2012/12/14
    - Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context, Alexander Graf, 2012/12/14
    - Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context, Blue Swirl, 2012/12/15
- [Qemu-ppc] [PATCH 5/6] openpic: BRR1 is not a CPU-specific register., Scott Wood, 2012/12/13
- [Qemu-ppc] [PATCH 2/6] openpic: remove pcsr (CPU sensitivity register), Scott Wood, 2012/12/13
- [Qemu-ppc] [PATCH 6/6] openpic: s/opp->nb_irqs -1/opp->nb_cpus - 1/, Scott Wood, 2012/12/13
- [Qemu-ppc] [PATCH 3/6] openpic: support large vectors on FSL mpic, Scott Wood, 2012/12/13
- Re: [Qemu-ppc] [PATCH 0/6] openpic: first batch of cleanups and minor fixes, Alexander Graf, 2012/12/14

Prev by Date: [Qemu-ppc] [PATCH 13/40] mpic: Unify numbering scheme
Next by Date: Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context
Previous by thread: Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context
Next by thread: Re: [Qemu-ppc] [PATCH 4/6] openpic: don't crash on a register access without a CPU context
Index(es):
- Date
- Thread