discuss-gnu-electric
[
Top
][
All Lists
]
Advanced
[
Date Prev
][
Date Next
][
Thread Prev
][
Thread Next
][
Date Index
][
Thread Index
]
Can Electric read in VHDL source files
From
:
amal banerjee
Subject
:
Can Electric read in VHDL source files
Date
:
Fri, 13 Nov 2009 11:48:48 +0530
I am new to the Electric tool. I am curious to know if Electric can read in a
standard VHDL circuit file, and simulate it, or generate the netlist. Could
someone please provide some pointers in this regard ? thanks in advance
for your help.
reply via email to
[Prev in Thread]
Current Thread
[
Next in Thread
]
Can Electric read in VHDL source files
,
amal banerjee
<=
Message not available
Re: Can Electric read in VHDL source files
,
Steven Rubin
,
2009/11/13
Re: Can Electric read in VHDL source files
,
Svenn Are Bjerkem
,
2009/11/13
Re: Can Electric read in VHDL source files
,
amal banerjee
,
2009/11/14
Prev by Date:
Re: Using EDIF files in Electric - Please Help
Next by Date:
Re: Can Electric read in VHDL source files
Previous by thread:
Using EDIF files in Electric - Please Help
Next by thread:
Re: Can Electric read in VHDL source files
Index(es):
Date
Thread